summaryrefslogtreecommitdiffstats
path: root/usrp2/top
Commit message (Expand)AuthorAgeFilesLines
* b100/e100: bump compat minor for inversion fixJosh Blum2012-10-052-2/+2
* e1x0: fix RX ADC I and Q inversionJosh Blum2012-10-051-2/+13
* b100: fix RX ADC I and Q inversionJosh Blum2012-10-051-4/+4
* e100: offset gpmc to fifo writes by 2 transfersJosh Blum2012-07-151-1/+1
* e100: bump compat minor for xclock reader fixJosh Blum2012-05-101-1/+1
* vita: moved clear register to overlap with nchan registerJosh Blum2012-04-094-5/+5
* b100: fix slave fifo data xfer exit conditionJosh Blum2012-04-011-1/+1
* b100: slave fifo fix for dst/src ready signalsJosh Blum2012-03-241-1/+1
* fpga: force -include_global for custom sourcesJosh Blum2012-03-129-13/+16
* fpga: fix custom defs in some top level makefilesJosh Blum2012-03-084-101/+3
* usrp2/nseries: added churn to meet timingJosh Blum2012-02-182-2/+4
* dsp rework: implement 64 bit ticks no secondsJosh Blum2012-02-064-4/+4
* B100: External FPGA reset from FX2 reuses fpga_cfg_cclk.Nick Foster2012-02-062-2/+6
* dsp rework: pass vita clears into dsp modules, unified fifo clearsJosh Blum2012-02-044-62/+51
* b100: timing constraints on GPIF linesJosh Blum2012-02-041-0/+9
* b100: connect all clears for gpifJosh Blum2012-02-031-1/+1
* dsp rework: rehash of the custom module stuff and readmeJosh Blum2012-02-0210-28/+61
* dsp rework: custom engine module for rx/tx vita chainJosh Blum2012-02-014-11/+21
* Merge branch 'slave_fifo_rebase' into dsp_reworkJosh Blum2012-02-013-20/+27
|\
| * Fix missing B100 core_compile (poor Git hygeine)Nick Foster2012-01-231-0/+1
| * b100: bumped fpga compat number for slave fifo modeJosh Blum2012-01-121-1/+1
| * B100: moar buffering on TX for better performance in bidirectional applicationsNick Foster2012-01-121-2/+2
| * Squashed slave mode changes onto master.Nick Foster2012-01-124-19/+25
* | dsp rework: paramaterize post_engine_bufferingJosh Blum2012-02-012-0/+2
* | dsp rework: added double buffer interface to vita txJosh Blum2012-01-284-4/+6
* | dsp rework: moved scale and round into ddc chainJosh Blum2012-01-284-4/+4
* | dsp rework: top level fixes B100/E100Josh Blum2012-01-274-8/+9
* | dsp rework: integrated custom dsp module shellsJosh Blum2012-01-2712-22/+46
* | dsp rework: implemented dsp changes for other top levelsJosh Blum2012-01-274-100/+127
* | dsp rework: renamed dsp signals for frontend IOJosh Blum2012-01-271-11/+11
* | dsp rework: u2_core test implementationJosh Blum2012-01-264-12/+21
|/
* n2xx: updated bootloader to latest build in uhd masterJosh Blum2012-01-111-377/+377
* usrp2/nseries: restored clock/serdes readbackJosh Blum2011-11-232-4/+4
* need more umph out of correction valuesJosh Blum2011-11-104-4/+4
* remove unused irq to meet timingJosh Blum2011-11-052-21/+7
* convenience makefiles for top level projectsJosh Blum2011-11-052-0/+31
* increase vita rx fifosize to 10, like USRP2, make things workJosh Blum2011-11-042-4/+4
* u1e: fix unattached nets from copy-paste errorMatt Ettus2011-11-041-3/+3
* b100: fix warnings, complete removal of test codeMatt Ettus2011-11-041-16/+4
* u1e/u1p: GPIOs switched over to setting regsMatt Ettus2011-10-272-32/+45
* 32 bit compat number for E and B seriesJosh Blum2011-10-262-10/+8
* u1e/u1p: removed led setting regMatt Ettus2011-10-262-14/+4
* u1p/u1e: partially redone atr and gpio redoMatt Ettus2011-10-262-33/+11
* u2/u2p: use new setting_reg based gpios, gets it off of wbMatt Ettus2011-10-262-17/+27
* u1e/u1p: remove unused UARTMatt Ettus2011-10-262-24/+0
* u2/u2p: move nearly all setting regs onto dsp_clkMatt Ettus2011-10-262-30/+37
* u2/u2p: remove dead comments and codeMatt Ettus2011-10-262-84/+16
* usrp2: fix typo in top level core filesJosh Blum2011-10-262-2/+2
* connect and map b100 and e100 front-panel ledsJosh Blum2011-10-112-2/+2
* E100: GPSDO serial port level conversionNick Foster2011-09-282-2/+9
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 08:44:16 +0000