| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | vita49 tx and rx added in, all sample rates now at main system clock rate. | Matt Ettus | 2010-06-01 | 4 | -107/+220 |
| * | Merge branch 'udp' into u1e_merge_with_udp | Matt Ettus | 2010-05-27 | 2 | -8/+8 |
| |\ |
|
| | * | Merge branch 'master' into udp | Matt Ettus | 2010-05-18 | 1 | -9/+9 |
| | |\ |
|
| | * | | ignores | Matt Ettus | 2010-05-18 | 1 | -1/+1 |
| | * | | Merge branch 'master' into udp, removes u2_rev1, rev2 | Matt Ettus | 2010-05-13 | 10 | -2076/+0 |
| | |\ \ |
|
| | * | | | move dsp settings regs to reclocked setting bus. Works, gets us to within 18... | Matt Ettus | 2010-05-12 | 2 | -12/+19 |
| | * | | | Merge branch 'master' into udp | Matt Ettus | 2010-05-11 | 1 | -1/+1 |
| | |\ \ \ |
|
| | * \ \ \ | Merge branch 'corgan_fixes' into udp_corgan | Matt Ettus | 2010-04-26 | 3 | -4/+15 |
| | |\ \ \ \ |
|
| * | \ \ \ \ | Merge branch 'master' into u1e_merge_with_master | Matt Ettus | 2010-05-27 | 12 | -2089/+20 |
| |\ \ \ \ \ \
| | |_|_|_|/
| |/| | | | |
|
| | * | | | | | get rid of some warnings by declaring setting reg width | Matt Ettus | 2010-05-18 | 1 | -8/+8 |
| | * | | | | | settings bus to dsp_clk now uses clock crossing fifo | Matt Ettus | 2010-05-16 | 2 | -8/+15 |
| | | |_|_|/
| |/| | | |
|
| | * | | | | remove files for old prototypes, they were confusing people | Matt Ettus | 2010-05-13 | 10 | -2076/+0 |
| | | |_|/
| |/| | |
|
| * | | | | send bigger packets to reduce cpu load | Matt Ettus | 2010-05-20 | 1 | -2/+2 |
| * | | | | put over/underrun on debug bus, remove high order address bits | Matt Ettus | 2010-05-20 | 1 | -1/+2 |
| * | | | | Merge branch 'u1e' of ettus.sourcerepo.com:ettus/fpgapriv into u1e | Matt Ettus | 2010-05-20 | 1 | -4/+2 |
| |\ \ \ \ |
|
| | * | | | | better debug pins | Matt Ettus | 2010-05-17 | 1 | -6/+4 |
| * | | | | | combined timed and crc cases. fifo pacer produces/consumes at a fixed rate | Matt Ettus | 2010-05-20 | 2 | -34/+24 |
| |/ / / / |
|
| * | | | | moved fifos into gpmc_async, reorganized top level a bit, added in crc packet... | Matt Ettus | 2010-05-12 | 2 | -22/+43 |
| * | | | | Merge branch 'master' into u1e | Matt Ettus | 2010-05-12 | 4 | -5/+16 |
| |\| | | |
|
| | * | | | remove port which is no longer there | Matt Ettus | 2010-05-11 | 1 | -1/+1 |
| | | |/
| |/| |
|
| | * | | Update config to all eight clock buffers to be used. | Johnathan Corgan | 2010-03-29 | 1 | -1/+1 |
| | * | | Added timing constraint for Wishbone clock/dsp_clock skew | Johnathan Corgan | 2010-03-29 | 1 | -0/+2 |
| | * | | Cut debug bus connection to etherenet MAC to make closing timing easier | Ian Buckley | 2010-02-24 | 1 | -2/+7 |
| | * | | Manually assign clk_fpga to BUFG to improve timing | Johnathan Corgan | 2010-02-23 | 1 | -1/+5 |
| * | | | switched passthru of cgen_sen_b to gpio127, made a note of it. No more safe_... | Matt Ettus | 2010-05-10 | 8 | -561/+9 |
| * | | | proper signal level for 24 bit data | Matt Ettus | 2010-05-10 | 1 | -2/+7 |
| * | | | SPI passthru for programming clock gen chip on brand new boards | Matt Ettus | 2010-05-07 | 3 | -0/+391 |
| * | | | added DAC output pins, and a sine wave generator to test them | Matt Ettus | 2010-05-04 | 3 | -18/+63 |
| * | | | Merge branch 'u1e' of ettus.sourcerepo.com:ettus/fpgapriv into u1e | Matt Ettus | 2010-05-04 | 2 | -0/+14 |
| |\ \ \ |
|
| | * | | | add timing constraints. Just have main clock signal at 64 MHz for now. | Matt Ettus | 2010-05-04 | 2 | -0/+14 |
| * | | | | changed comment | Matt Ettus | 2010-05-04 | 1 | -1/+1 |
| |/ / / |
|
| * | | | separate timed tx and rx instead of loopback | Matt Ettus | 2010-04-28 | 1 | -3/+51 |
| * | | | send bus error to debug pins | Matt Ettus | 2010-04-26 | 1 | -2/+4 |
| * | | | Pass previously unused GPIOs to debug pins to help debug interrupts | Matt Ettus | 2010-04-24 | 3 | -16/+21 |
| * | | | find time_64bit | Matt Ettus | 2010-04-20 | 1 | -0/+1 |
| * | | | added pps and time capability | Matt Ettus | 2010-04-15 | 3 | -5/+21 |
| * | | | access frame length regs from wishbone | Matt Ettus | 2010-04-15 | 1 | -6/+14 |
| * | | | async seems to work with packet lengths now. Still need to do wishbone regs ... | Matt Ettus | 2010-04-15 | 1 | -3/+3 |
| * | | | async gpmc progress | Matt Ettus | 2010-04-15 | 2 | -18/+20 |
| * | | | synchronous and asynchronous gpmc models | Matt Ettus | 2010-04-15 | 1 | -1/+1 |
| * | | | handle all tri-state in the top level of gpmc | Matt Ettus | 2010-04-15 | 1 | -0/+2 |
| * | | | more progress on synchronous interface | Matt Ettus | 2010-04-14 | 1 | -0/+1 |
| * | | | renamed to async. Will be building a sync version for GPMC_CLK | Matt Ettus | 2010-04-14 | 1 | -1/+1 |
| * | | | added in a loopback fifo | Matt Ettus | 2010-04-14 | 1 | -4/+11 |
| * | | | minor changes to get it to synthesize | Matt Ettus | 2010-04-13 | 1 | -0/+3 |
| * | | | replaced ram interface with a fifo interface. still need to do rx side | Matt Ettus | 2010-04-12 | 1 | -39/+7 |
| * | | | added 16-bit wide atr controller | Matt Ettus | 2010-04-01 | 2 | -33/+44 |
| * | | | connect up the 16 bit spi core | Matt Ettus | 2010-03-26 | 2 | -5/+4 |
| * | | | connect 2 clock gen controls and 3 status pins to the wishbone so they can be... | Matt Ettus | 2010-03-26 | 3 | -8/+26 |
| * | | | Merge branch 'udp' into u1e | Matt Ettus | 2010-03-25 | 2 | -57/+179 |
| |\ \ \
| | |/
| |/| |
|
