summaryrefslogtreecommitdiffstats
path: root/usrp2/top
Commit message (Collapse)AuthorAgeFilesLines
* u1e: new write interface, with 2x clockMatt Ettus2011-06-122-4/+4
|
* N2XX: this method for defining R3/R4 actually worksNick Foster2011-06-103-22/+4
|
* fix copyright noticeMatt Ettus2011-06-071-2/+0
|
* added copyrightsJosh Blum2011-06-0712-0/+204
|
* lots of renaming and moving around of toplevel directories to reflect ↵Matt Ettus2011-06-0747-1318/+0
| | | | product names
* remove old ethernet tester, no longer needed or workingMatt Ettus2011-06-074-205/+0
|
* removed bit-rotted test harnessMatt Ettus2011-06-073-737/+0
|
* remove old iad stuffMatt Ettus2011-06-0717-2442/+0
|
* N210: added makefiles in for rev 4 versions (use LVDS)Nick Foster2011-06-076-4/+204
|
* u2p: FPGA internal termination on the clock line from ADCMatt Ettus2011-06-071-2/+2
|
* u2p-lvds: remove unused netsMatt Ettus2011-06-071-2/+0
|
* builds nowMatt Ettus2011-06-072-2/+4
|
* first cut at using lvds for adc pinsMatt Ettus2011-06-072-2/+3
|
* B100: added some packet splitter debug pins, removed debug from GPIO port, ↵Nick Foster2011-05-262-6/+6
| | | | swapped I&Q in interleaver
* u1p: reset gpifMatt Ettus2011-05-261-2/+4
|
* u1p: implement a signal to indicate a partially full usb lut, to flush itMatt Ettus2011-05-262-4/+9
|
* u1p: need to declare wiresMatt Ettus2011-05-261-0/+1
|
* u1p: vita packet generator for testing purposesMatt Ettus2011-05-261-1/+2
|
* u1p: should fix underrun reportingMatt Ettus2011-05-261-1/+1
|
* u1p: modify dsp_framer36 to allow it to skip the udp prot eng headers.Matt Ettus2011-05-261-1/+1
| | | | This way it works with u1e, u1p, as well as u2/u2p
* u1p: modernize, fix warnings, debug pinsMatt Ettus2011-05-261-22/+10
|
* u1p: debug pinsMatt Ettus2011-05-261-2/+3
|
* u1p: unused signalsMatt Ettus2011-05-261-4/+0
|
* u1p: pass tx status/error packets back through GPIF over the response ↵Matt Ettus2011-05-261-12/+5
| | | | channel (short packets)
* u1p: added loopback and timed capability just like u1eMatt Ettus2011-05-262-9/+20
|
* u1p: revert change to address bus widthMatt Ettus2011-05-261-2/+2
|
* u1p: use icarus verilog to find warningsMatt Ettus2011-05-261-0/+2
|
* u1p: fix bus widths and other warningsMatt Ettus2011-05-261-9/+10
|
* u1p: added debug0, debug1 for GPIF debuggingNick Foster2011-05-261-0/+3
|
* u1p: remove extram from MakefileNick Foster2011-05-261-1/+0
|
* u1p: catch up with all the recent u1e changesMatt Ettus2011-05-261-107/+91
|
* modernize the make files, it now compiles. not tested.Matt Ettus2011-05-261-56/+9
|
* I2C slave address decoding for 16-bit dw instead of 32-bitNick Foster2011-05-261-1/+1
|
* Fixed I2C pin names.Nick Foster2011-05-261-1/+1
|
* put gpio back inMatt Ettus2011-05-261-4/+3
|
* send reset to the gpifMatt Ettus2011-05-261-2/+3
|
* constrain the gpif clockMatt Ettus2011-05-261-0/+3
|
* redone gpif interface to match nick's new specMatt Ettus2011-05-261-2/+2
|
* use vita_tx_chain top level blockMatt Ettus2011-05-261-22/+14
|
* added a loopback control port, will do full wishbone interface laterMatt Ettus2011-05-261-6/+8
|
* progress on gpif interfaceMatt Ettus2011-05-261-9/+1
|
* gpif skeletonsMatt Ettus2011-05-263-134/+31
|
* copied over from u1e, most pins hooked up.Matt Ettus2011-05-266-637/+588
|
* Use the 4th LED which is shared on the cfg_init_b pinMatt Ettus2011-05-262-6/+10
|
* compiles nowMatt Ettus2011-05-264-643/+185
|
* copied over from other repo. Beginnings of a skeleton fpga image for USRP1-PlusMatt Ettus2011-05-2611-0/+1854
|
* u1e: incremented compat # to 4 for vita length changeJosh Blum2011-05-201-1/+1
|
* N210: how the heck did the PPS fix get dropped againNick Foster2011-05-201-1/+4
|
* u1e: get dsp_framer36 from u1p so it can skip the protocol headerMatt Ettus2011-05-091-1/+1
|
* u1e: switch to vita_rx_chain module just like other toplevelsMatt Ettus2011-05-092-20/+11
|
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-18 09:54:34 +0000