summaryrefslogtreecommitdiffstats
path: root/usrp2/top
Commit message (Expand)AuthorAgeFilesLines
* added a loopback control port, will do full wishbone interface laterMatt Ettus2011-05-261-6/+8
* progress on gpif interfaceMatt Ettus2011-05-261-9/+1
* gpif skeletonsMatt Ettus2011-05-263-134/+31
* copied over from u1e, most pins hooked up.Matt Ettus2011-05-266-637/+588
* Use the 4th LED which is shared on the cfg_init_b pinMatt Ettus2011-05-262-6/+10
* compiles nowMatt Ettus2011-05-264-643/+185
* copied over from other repo. Beginnings of a skeleton fpga image for USRP1-PlusMatt Ettus2011-05-2611-0/+1854
* u1e: incremented compat # to 4 for vita length changeJosh Blum2011-05-201-1/+1
* N210: how the heck did the PPS fix get dropped againNick Foster2011-05-201-1/+4
* u1e: get dsp_framer36 from u1p so it can skip the protocol headerMatt Ettus2011-05-091-1/+1
* u1e: switch to vita_rx_chain module just like other toplevelsMatt Ettus2011-05-092-20/+11
* N210: Bootloader includes TXRX. No longer uses safe firmware as backup fw.Nick Foster2011-04-221-368/+368
* N210: Make new bootloader ignore safe firmware when safe mode button is pushed.Nick Foster2011-04-211-331/+331
* N210: bootram expanded to 16KB (8 BRAMs) and UDP bootloader addedNick Foster2011-04-211-398/+398
* N210: UDP bootloader first stab (16K boot RAM)Nick Foster2011-04-212-172/+428
* Merge branch 'master' into nextMatt Ettus2011-03-273-5/+106
|\
| * u2p: N200 MakefileMatt Ettus2011-03-231-0/+98
| * u1e: use icarus verilog for lintMatt Ettus2011-03-161-0/+2
| * clean up a bunch of warnings and incorrect bus widthsMatt Ettus2011-03-161-5/+6
* | reverted zpu stack pointer change, incremented fpga compat numberJosh Blum2011-03-172-4/+4
* | memory_reorg: new bootloader.rmi for n210Josh Blum2011-03-161-154/+154
* | u2p: fixed bootloader remappingMatt Ettus2011-03-161-35/+32
* | u2/u2p: reorganized memory mapMatt Ettus2011-03-162-51/+45
* | u2/u2p: fixed instance nameMatt Ettus2011-03-162-2/+2
* | u2/u2p: reworked settings bus addressesMatt Ettus2011-03-162-33/+36
|/
* u1e: removed old directory from makeMatt Ettus2011-03-151-1/+0
* u1e: keep up with fixes made for u2/u2p, make it compile againMatt Ettus2011-03-151-1/+0
* fix: vita_rx_chain1 should use unit2 (since err0 uses unit1)Josh Blum2011-03-082-2/+2
* u2/u2p: enlarge dsp rx fifos to handle jumbo frames, enable in u2plus as wellMatt Ettus2011-03-052-20/+8
* u2/u2p: moved dsp framer into vita_rx_chainMatt Ettus2011-03-051-18/+6
* Merge branch 'gpmc_testing' into ethfifo_reorgMatt Ettus2011-03-031-81/+18
|\
| * timed tester : Bring out src/dst flags for rx chain for testing.Philip Balister2011-02-251-0/+4
| * u1e: hook up tester controlsMatt Ettus2011-02-171-4/+6
| * hook up under/overruns for debug purposesMatt Ettus2011-02-161-3/+7
| * e100: integrate loopback and timed testing into main imageMatt Ettus2011-02-161-74/+1
* | remove references to old directoryMatt Ettus2011-03-036-7/+1
* | u2plus: catch up with ethfifo changes which were on u2Matt Ettus2011-03-031-39/+4
* | make big tx fifo the one doing the clock crossingMatt Ettus2011-03-031-11/+3
* | u2/u2p: removed unneeded eth rx fifoMatt Ettus2011-03-031-10/+4
* | u2/u2p: switch over to 36 bit wide ethernet wrapperMatt Ettus2011-03-031-19/+6
* | u2/u2p: packet realignment moved into the simple_gemac_wrapper19Matt Ettus2011-03-031-9/+1
* | u2/u2p: shrunk ETH TX FIFO, further u2/u2p harmonizationMatt Ettus2011-02-213-20/+19
* | increase compat number for double dsp changeMatt Ettus2011-02-172-2/+2
* | u2/u2p: reduce unneeded RX DSP bufferingMatt Ettus2011-02-172-2/+2
* | u2p: 2nd DSP now in u2p as wellMatt Ettus2011-02-171-25/+56
* | u2/u2p: added 2nd DSP unitMatt Ettus2011-02-171-0/+34
* | u2/u2p: renamed and split some rx signals to prepare for 2nd DSPMatt Ettus2011-02-171-25/+22
* | u2/u2p: proper hookup of vita_rx_chainMatt Ettus2011-02-172-10/+10
* | clean up rx dsp and some other nets in prep for dual dspMatt Ettus2011-02-162-86/+64
* | register map changes to fit in the 2nd rx dspMatt Ettus2011-02-151-15/+19
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-18 06:32:49 +0000