summaryrefslogtreecommitdiffstats
path: root/usrp2/top
Commit message (Collapse)AuthorAgeFilesLines
* N210: Bootloader includes TXRX. No longer uses safe firmware as backup fw.Nick Foster2011-04-221-368/+368
|
* N210: Make new bootloader ignore safe firmware when safe mode button is pushed.Nick Foster2011-04-211-331/+331
|
* N210: bootram expanded to 16KB (8 BRAMs) and UDP bootloader addedNick Foster2011-04-211-398/+398
|
* N210: UDP bootloader first stab (16K boot RAM)Nick Foster2011-04-212-172/+428
|
* Merge branch 'master' into nextMatt Ettus2011-03-273-5/+106
|\ | | | | | | | | | | | | * master: u2p: N200 Makefile u1e: use icarus verilog for lint clean up a bunch of warnings and incorrect bus widths
| * u2p: N200 MakefileMatt Ettus2011-03-231-0/+98
| |
| * u1e: use icarus verilog for lintMatt Ettus2011-03-161-0/+2
| |
| * clean up a bunch of warnings and incorrect bus widthsMatt Ettus2011-03-161-5/+6
| |
* | reverted zpu stack pointer change, incremented fpga compat numberJosh Blum2011-03-172-4/+4
| |
* | memory_reorg: new bootloader.rmi for n210Josh Blum2011-03-161-154/+154
| |
* | u2p: fixed bootloader remappingMatt Ettus2011-03-161-35/+32
| |
* | u2/u2p: reorganized memory mapMatt Ettus2011-03-162-51/+45
| |
* | u2/u2p: fixed instance nameMatt Ettus2011-03-162-2/+2
| |
* | u2/u2p: reworked settings bus addressesMatt Ettus2011-03-162-33/+36
|/
* u1e: removed old directory from makeMatt Ettus2011-03-151-1/+0
|
* u1e: keep up with fixes made for u2/u2p, make it compile againMatt Ettus2011-03-151-1/+0
|
* fix: vita_rx_chain1 should use unit2 (since err0 uses unit1)Josh Blum2011-03-082-2/+2
|
* u2/u2p: enlarge dsp rx fifos to handle jumbo frames, enable in u2plus as wellMatt Ettus2011-03-052-20/+8
|
* u2/u2p: moved dsp framer into vita_rx_chainMatt Ettus2011-03-051-18/+6
|
* Merge branch 'gpmc_testing' into ethfifo_reorgMatt Ettus2011-03-031-81/+18
|\ | | | | | | | | | | | | | | | | | | | | | | | | | | * gpmc_testing: timed packet generator : Temporarily use a checksum rather than a crc to validate packet integrity. correct port names fifo36_mux now has shortfifos on the input ports as well as output timed tester : Bring out src/dst flags for rx chain for testing. u1e: hook up tester controls move declarations to before use hook up under/overruns for debug purposes e100: integrate loopback and timed testing into main image Fix endianess for packet length and sequence number for e100 timed image. put these files in the right place. newfifo is long gone.
| * timed tester : Bring out src/dst flags for rx chain for testing.Philip Balister2011-02-251-0/+4
| |
| * u1e: hook up tester controlsMatt Ettus2011-02-171-4/+6
| |
| * hook up under/overruns for debug purposesMatt Ettus2011-02-161-3/+7
| |
| * e100: integrate loopback and timed testing into main imageMatt Ettus2011-02-161-74/+1
| |
* | remove references to old directoryMatt Ettus2011-03-036-7/+1
| |
* | u2plus: catch up with ethfifo changes which were on u2Matt Ettus2011-03-031-39/+4
| |
* | make big tx fifo the one doing the clock crossingMatt Ettus2011-03-031-11/+3
| |
* | u2/u2p: removed unneeded eth rx fifoMatt Ettus2011-03-031-10/+4
| |
* | u2/u2p: switch over to 36 bit wide ethernet wrapperMatt Ettus2011-03-031-19/+6
| |
* | u2/u2p: packet realignment moved into the simple_gemac_wrapper19Matt Ettus2011-03-031-9/+1
| |
* | u2/u2p: shrunk ETH TX FIFO, further u2/u2p harmonizationMatt Ettus2011-02-213-20/+19
| |
* | increase compat number for double dsp changeMatt Ettus2011-02-172-2/+2
| |
* | u2/u2p: reduce unneeded RX DSP bufferingMatt Ettus2011-02-172-2/+2
| |
* | u2p: 2nd DSP now in u2p as wellMatt Ettus2011-02-171-25/+56
| |
* | u2/u2p: added 2nd DSP unitMatt Ettus2011-02-171-0/+34
| |
* | u2/u2p: renamed and split some rx signals to prepare for 2nd DSPMatt Ettus2011-02-171-25/+22
| |
* | u2/u2p: proper hookup of vita_rx_chainMatt Ettus2011-02-172-10/+10
| |
* | clean up rx dsp and some other nets in prep for dual dspMatt Ettus2011-02-162-86/+64
| |
* | register map changes to fit in the 2nd rx dspMatt Ettus2011-02-151-15/+19
| |
* | packet_router: added support for two dsps into routerJosh Blum2011-02-152-2/+4
|/
* separate clear for tx and rx, and add a global reset from the hostMatt Ettus2011-02-021-10/+19
|
* usrp-e100: added missing newfifo files to list, added missing signals for timedJosh Blum2011-01-261-1/+2
|
* usrp-e100: added 32bit test read/write register, fixes to get buildingJosh Blum2011-01-251-7/+17
|
* reorganized u1e register space to make room for 64 settingregsMatt Ettus2011-01-251-12/+15
|
* usrp-e100: added readback mux 32 as slave 7 for time readbackJosh Blum2011-01-141-4/+16
| | | | | created new component wb_readback_mux_16LE.v for 16 wide bus connected vita time pps to vita time controller and readbacks
* usrp-n210: added power-on-reset controller, reset all wb perifsJosh Blum2011-01-101-10/+13
|
* usrp-n210: uploaded most recent bootloader rmiJosh Blum2011-01-101-167/+204
|
* usrp-n210: use cpu rst on the wb+icap, uploaded latest bootloader rmiJosh Blum2011-01-092-169/+172
|
* Merge branch 'cordic_policy' into nextJosh Blum2011-01-042-31/+23
|\ | | | | | | | | | | Conflicts: usrp2/top/u2_rev3/u2_core.v usrp2/top/u2plus/u2plus_core.v
| * hook up sampled pps in u2plus, remove unused priority encoder, minor cleanupsMatt Ettus2010-12-302-26/+18
| |
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-18 16:52:57 +0000