| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
| |
u1p: build separate u1plus (prototypes) and B100 (release)
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
|\ |
|
| | |
|
| | |
|
| |
| |
| |
| |
| |
| |
| |
| | |
Redirected the tx_err stream into a buffer_int2,
and connected interrupt when a packet is written.
The proc_int is muxed into the aux spi miso
to use when its not being selected for spi.
|
| | |
|
| | |
|
| | |
|
| | |
|
| | |
|
| |\
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | | |
* usrp_e100_aux_spi:
usrp-e100: removed passthrough files, not needed w/ aux spi for clock chip
usrp-e100: make reg_test32 persistent across resets, bump compat number
usrp-e100: work on aux spi
Conflicts:
usrp2/top/E1x0/u1e_core.v
|
| | | |
|
| | | |
|
| | | |
|
| | | |
|
| | | |
|
| | | |
|
| | | |
|
| | | |
|
| | | |
|
| | | |
|
| | | |
|
| | | |
|
| |/ |
|
|/ |
|
| |
|