summaryrefslogtreecommitdiffstats
path: root/usrp2/top
Commit message (Collapse)AuthorAgeFilesLines
* connect 2 clock gen controls and 3 status pins to the wishbone so they can ↵Matt Ettus2010-03-263-8/+26
| | | | be read/controlled from SW
* Merge branch 'udp' into u1eMatt Ettus2010-03-252-57/+179
|\
| * moved fifos around, now easier to see where they are and how bigMatt Ettus2010-03-251-10/+23
| |
| * bigger fifo on UDP TX path, to possibly fix overruns on decim=4Matt Ettus2010-03-241-2/+11
| |
| * pps and vita time debug pinsMatt Ettus2010-03-231-3/+6
| |
| * more debug for fixing E'sMatt Ettus2010-03-101-5/+12
| |
| * better debug pins for going after cascading E'sMatt Ettus2010-03-101-1/+5
| |
| * Merge commit '8d19387a8642caf74179bdcb7eddf1936f473e53' into udpMatt Ettus2010-01-252-27/+26
| | | | | | | | | | | | | | | | Merge latest VRT changes into UDP branch. Merged from 1 behind the head of VRT because the head moved things around and confused git Conflicts: usrp2/timing/time_64bit.v usrp2/top/u2_core/u2_core.v
| * just debug pin changesMatt Ettus2010-01-251-1/+5
| |
| * moved into subdirJosh Blum2010-01-2241-0/+8358
|
* connected spi pins, but the spi core still needs to be redone for 16 bit ↵Matt Ettus2010-03-253-40/+60
| | | | | | interfaces Also reconnected GPIOs so you'll need to send commands in order to get debug pins on the GPIOs
* debug pinsMatt Ettus2010-02-251-2/+3
|
* invert the pushbuttons since they are active lowMatt Ettus2010-02-251-2/+2
|
* gpmc debug pinsMatt Ettus2010-02-251-3/+6
|
* point to the new filesMatt Ettus2010-02-251-0/+2
|
* loopback and testMatt Ettus2010-02-251-2/+32
|
* First cut at passing data buffers around on GPMC busMatt Ettus2010-02-253-10/+24
|
* first cut at making a bidirectional 2 port ram for the gpmc data interfaceMatt Ettus2010-02-231-0/+1
| | | | ISE chokes on the unequal size ram
* use our fancy new debug portsMatt Ettus2010-02-231-0/+3
|
* settings bus with 16 bit wishbone interface, put on the main wishbone in u1eMatt Ettus2010-02-222-3/+14
|
* GPIOs now on the wishbone interfaceMatt Ettus2010-02-224-37/+54
|
* added gpio control to the wishboneMatt Ettus2010-02-182-11/+14
|
* Added I2C, UART, debug pins, misc wishbone stuffMatt Ettus2010-02-183-48/+187
|
* Fixed paths to help icarus find opencores and xilinx models. Added Xilinx ↵Matt Ettus2010-02-182-4/+7
| | | | global set and reset module.
* wishbone bridge now with minimal functionality. Need to checkMatt Ettus2010-02-166-9/+49
| | | | timing and handle wait states.
* first cut at gpmc <-> wb bridge, split u1e into core, top, and tbMatt Ettus2010-02-165-34/+93
|
* copied over from safe_u1eMatt Ettus2010-02-164-0/+553
|
* block ram interface to GPMCMatt Ettus2010-02-161-2/+6
|
* basic read support for the GPMC, responds with 16'hBEEFMatt Ettus2010-02-161-2/+8
|
* reorg pin defsMatt Ettus2010-02-141-94/+102
|
* connect GPMC pins to debug busMatt Ettus2010-02-142-76/+94
|
* organized the pins in the ucf by functionMatt Ettus2010-02-091-56/+72
|
* builds a successful led blinkerMatt Ettus2010-02-093-2/+4
|
* first cut at blinking ledsMatt Ettus2010-02-094-345/+237
|
* skeletons that don't work yetMatt Ettus2010-02-092-0/+607
|
* Moved usrp2 fpga files into usrp2 subdir.Josh Blum2010-01-2241-0/+8275
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-18 13:42:15 +0000