aboutsummaryrefslogtreecommitdiffstats
path: root/usrp2/top/u2_rev3
Commit message (Collapse)AuthorAgeFilesLines
* renamed exp_pps_* to be exp_time_*, which is the mimo synchronization signalMatt Ettus2010-12-093-18/+18
|
* shouldn't be executableMatt Ettus2010-11-201-0/+0
|
* Add flow control and other small vrt fixes to u2p, minor cleanupsMatt Ettus2010-11-111-4/+1
|
* clear out the vita tx chain and the tx fifo. need to check the fifoMatt Ettus2010-11-111-11/+12
| | | | reset to make sure it is in the correct clock domain.
* added ability to truly clear out the entire rx chain. also removed old ↵Matt Ettus2010-11-111-3/+9
| | | | style fifo in rx.
* proper triggering for interrupts generated on the dsp_clkMatt Ettus2010-11-111-1/+8
|
* increase compatibility number for flow controlMatt Ettus2010-11-111-1/+1
|
* separated flow control and error reporting on tx path. should work with and ↵Matt Ettus2010-11-111-1/+2
| | | | without flow control
* revert unneeded changes and incorrect commentsMatt Ettus2010-11-111-32/+32
|
* reconnect GPIOs, remove debug pins, meets timing nowMatt Ettus2010-11-111-5/+3
|
* Modified phase shift of DCM1 to -64 which is intended to give more timing ↵Ian Buckley2010-11-111-1/+1
| | | | | | | margin on reads from the SRAM at the expense of Writes to the SRAM. Tested to be at least as stable as a phase shift of 12 and beter looking timing on the logic analyzer. Signals driven by the FPGA are observed changing on the SRAM pins about 4 nS after the rising edge of the RAM clock.
* Enabled phase offset adjustment on DCM_INST1 which drives the external Fast ↵Ian Buckley2010-11-111-12/+12
| | | | | | | | SRAM clock. Set phase shift to -12 after experimentation using logic analyzer to see results. This value gives near optimum 1.5nS setup times on the source sync signals FPGA -> SRAM under lab conditions.
* Added to DCM's and some BUFG's to align the internal 125MHz clock edge with ↵Ian Buckley2010-11-114-5/+100
| | | | | | | its presentation externally at the NoBL SRAM. Since we don't have a board level trace to use to estimate clock propigation delay we just loop through the I/O on the FPGA. This hasn't been verified as working on a USRP2 yet.
* hangedddddddextrnal fifo size to use full NoBL SRAMianb2010-11-111-1/+1
|
* Corrected extfifo code so that all registers that are on SRAM signals are ↵ianb2010-11-112-37/+42
| | | | | | | | packed into IOBs Explcit drives and skews added to GPIO pins Corrected minor error in FIFO logic that showed data avail internally incorrectly
* Added a bunch of debug signals.Ian Buckley2010-11-111-4/+5
|
* Regenerated FIFO with lower trigger level for almost full flag to reflect ↵Ian Buckley2010-11-111-1/+2
| | | | | | | | | | | | | logic removed from nobl_fifo. Improved ext_fifo_tb further, try to simulate more combinations of decomation rates and packet arrival patterns. Strip out the logic in nobl_fifo that made it look like a Xilinx fall-through FIFO...it is now very simple logic but a propriatory interface that exposes the high inetrnal latency of reads. Allow the USED size of the external FIFO to be parameterized from the core level. Currently set at only 256 Corrected a bug in vita_tx_deframer.v that can write to a FIFO when its full causing illegal state. Made further edits that are currently commented becuase simulation indicates they cause problems, however suspect a further bug is in this code.
* External FIFO tested in simulation and on USRP2 from decimation 64->8 with ↵Ian Buckley2010-11-114-142/+200
| | | | | | | | current head UHD code. Apparently operation is "flawless" but more regression and corner case regression could and should be done. Tristate drivers have been added at the top level of the hierarchy for the SRAM databus as is considered good practice for both Xilinx and ASIC design flows and so both top level and core fils have been touched.
* remove old commented out codeMatt Ettus2010-11-091-180/+0
|
* fix timing problem on DAC output busMatt Ettus2010-11-091-2/+2
|
* clean up DAC inversion and swapping to match schematicsMatt Ettus2010-08-251-3/+6
|
* Clean up iq swapping on RX. It is now swapped in the top level.Matt Ettus2010-08-252-5/+5
| | | | widened muxes to 4 bits to match tx side and handle more ADCs in future
* added compat number to usrp2 readback muxJosh Blum2010-08-091-2/+5
|
* connect the demuxMatt Ettus2010-07-281-1/+1
|
* fix a typoMatt Ettus2010-07-281-1/+1
|
* tx error packets now muxed into the ethernet stream back to the hostMatt Ettus2010-07-281-27/+22
|
* move declaration ahead of useMatt Ettus2010-07-191-5/+5
|
* put run_tx and run_rx on the displayed LEDsMatt Ettus2010-07-191-3/+4
|
* barely fails timing on gigE/10 and gigE/12, larger fail on udp/10, but allMatt Ettus2010-06-142-52/+51
| | | | seem to work ok
* produces good bin filesMatt Ettus2010-06-112-12/+20
|
* first attempt at cleaning up the build systemMatt Ettus2010-06-103-414/+65
|
* get rid of debug stuff to help timingMatt Ettus2010-06-081-7/+16
|
* move u2_core into u2_rev3 directory to simplify directory structure and save ↵Matt Ettus2010-06-084-2/+1657
| | | | headaches
* report ise version in buildMatt Ettus2010-06-071-1/+1
|
* proper name for directoryMatt Ettus2010-06-071-1/+1
|
* name build directory with ISE version nameMatt Ettus2010-06-071-1/+1
|
* from UDP branch, changed names because I want these separate from the ↵Matt Ettus2010-05-271-0/+267
| | | | non-udp versions
* new files from udp branch added to main MakefileMatt Ettus2010-05-271-1/+19
|
* Merge branch 'udp' into master_merge_take2Matt Ettus2010-05-271-1/+1
|\ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | * udp: (67 commits) better test program for just the tx side fix typo, no functionality difference ignores move dsp settings regs to reclocked setting bus. Works, gets us to within 18ps of passing timing reverting logic clean up which should have made timing better, but made it worse instead moved fifos around, now easier to see where they are and how big bigger fifo on UDP TX path, to possibly fix overruns on decim=4 Xilinx ISE is incorrectly parsing the verilog case statement, this is a workaround pps and vita time debug pins ignore emacs backup files more debug for fixing E's better debug pins for going after cascading E's copy in wrong place copied over from quad radio just debug pin changes typo caused the tx udp chain to be disconnected moved into subdir speed up timing by ignoring the too_early error. We'll need to FIXME this later Added set time and set time at next pps. Removed the old sync pps commands, they dont make sense to use anymore. moved around regs, added a bit to allow for alternate PPS source ...
| * ignoresMatt Ettus2010-05-181-1/+1
| |
| * move dsp settings regs to reclocked setting bus. Works, gets us to within ↵Matt Ettus2010-05-121-0/+3
| | | | | | | | 18ps of passing timing
| * Merge branch 'corgan_fixes' into udp_corganMatt Ettus2010-04-263-4/+15
| |\
| * | Merge commit '8d19387a8642caf74179bdcb7eddf1936f473e53' into udpMatt Ettus2010-01-251-2/+1
| | | | | | | | | | | | | | | | | | | | | | | | Merge latest VRT changes into UDP branch. Merged from 1 behind the head of VRT because the head moved things around and confused git Conflicts: usrp2/timing/time_64bit.v usrp2/top/u2_core/u2_core.v
| * | moved into subdirJosh Blum2010-01-224-0/+1085
| /
* / settings bus to dsp_clk now uses clock crossing fifoMatt Ettus2010-05-161-0/+3
|/
* Update config to all eight clock buffers to be used.Johnathan Corgan2010-03-291-1/+1
|
* Added timing constraint for Wishbone clock/dsp_clock skewJohnathan Corgan2010-03-291-0/+2
|
* Cut debug bus connection to etherenet MAC to make closing timing easierIan Buckley2010-02-241-2/+7
|
* Manually assign clk_fpga to BUFG to improve timingJohnathan Corgan2010-02-231-1/+5
| | | | | | | | | | | | | | Starting Router Phase 1: 96908 unrouted; REAL time: 25 secs Phase 2: 85651 unrouted; REAL time: 35 secs Phase 3: 27099 unrouted; REAL time: 49 secs Phase 4: 27099 unrouted; (97405) REAL time: 49 secs Phase 5: 27259 unrouted; (5348) REAL time: 54 secs Phase 6: 27277 unrouted; (0) REAL time: 54 secs Phase 7: 0 unrouted; (0) REAL time: 1 mins 46 secs Phase 8: 0 unrouted; (0) REAL time: 1 mins 56 secs Phase 9: 0 unrouted; (0) REAL time: 2 mins 29 secs
* Moved usrp2 fpga files into usrp2 subdir.Josh Blum2010-01-224-0/+1068
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-16 01:40:00 +0000