index
:
uhd
lea-m8f
lea-m8f-003_008_002
lea-m8f-003_009_001
lea-m8f-003_009_004
lea-m8f-003_010_003_000
lea-m8f-003_012_000_000
lea-m8f-v3.14.1.0
lea-m8f-v4.2.0.1
master
Ettus' UHD Repository
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
usrp2
/
top
/
u2_rev3
Commit message (
Expand
)
Author
Age
Files
Lines
*
tx error packets now muxed into the ethernet stream back to the host
Matt Ettus
2010-07-28
1
-27
/
+22
*
move declaration ahead of use
Matt Ettus
2010-07-19
1
-5
/
+5
*
put run_tx and run_rx on the displayed LEDs
Matt Ettus
2010-07-19
1
-3
/
+4
*
barely fails timing on gigE/10 and gigE/12, larger fail on udp/10, but all
Matt Ettus
2010-06-14
2
-52
/
+51
*
produces good bin files
Matt Ettus
2010-06-11
2
-12
/
+20
*
first attempt at cleaning up the build system
Matt Ettus
2010-06-10
3
-414
/
+65
*
get rid of debug stuff to help timing
Matt Ettus
2010-06-08
1
-7
/
+16
*
move u2_core into u2_rev3 directory to simplify directory structure and save ...
Matt Ettus
2010-06-08
4
-2
/
+1657
*
report ise version in build
Matt Ettus
2010-06-07
1
-1
/
+1
*
proper name for directory
Matt Ettus
2010-06-07
1
-1
/
+1
*
name build directory with ISE version name
Matt Ettus
2010-06-07
1
-1
/
+1
*
from UDP branch, changed names because I want these separate from the non-udp...
Matt Ettus
2010-05-27
1
-0
/
+267
*
new files from udp branch added to main Makefile
Matt Ettus
2010-05-27
1
-1
/
+19
*
Merge branch 'udp' into master_merge_take2
Matt Ettus
2010-05-27
1
-1
/
+1
|
\
|
*
ignores
Matt Ettus
2010-05-18
1
-1
/
+1
|
*
move dsp settings regs to reclocked setting bus. Works, gets us to within 18...
Matt Ettus
2010-05-12
1
-0
/
+3
|
*
Merge branch 'corgan_fixes' into udp_corgan
Matt Ettus
2010-04-26
3
-4
/
+15
|
|
\
|
*
|
Merge commit '8d19387a8642caf74179bdcb7eddf1936f473e53' into udp
Matt Ettus
2010-01-25
1
-2
/
+1
|
*
|
moved into subdir
Josh Blum
2010-01-22
4
-0
/
+1085
|
/
*
/
settings bus to dsp_clk now uses clock crossing fifo
Matt Ettus
2010-05-16
1
-0
/
+3
|
/
*
Update config to all eight clock buffers to be used.
Johnathan Corgan
2010-03-29
1
-1
/
+1
*
Added timing constraint for Wishbone clock/dsp_clock skew
Johnathan Corgan
2010-03-29
1
-0
/
+2
*
Cut debug bus connection to etherenet MAC to make closing timing easier
Ian Buckley
2010-02-24
1
-2
/
+7
*
Manually assign clk_fpga to BUFG to improve timing
Johnathan Corgan
2010-02-23
1
-1
/
+5
*
Moved usrp2 fpga files into usrp2 subdir.
Josh Blum
2010-01-22
4
-0
/
+1068