summaryrefslogtreecommitdiffstats
path: root/usrp2/top/u2_rev3
Commit message (Expand)AuthorAgeFilesLines
* packet_router: added all input/output signals to module, created the comm mux...Josh Blum2010-11-231-0/+3
* packet_router: created inspector and added dsp output (however inspection log...Josh Blum2010-11-231-0/+1
* packet_router: created nearly empty router with eth in attached to mapped memoryJosh Blum2010-11-231-19/+14
* shouldn't be executableMatt Ettus2010-11-201-0/+0
* Add flow control and other small vrt fixes to u2p, minor cleanupsMatt Ettus2010-11-111-4/+1
* clear out the vita tx chain and the tx fifo. need to check the fifoMatt Ettus2010-11-111-11/+12
* added ability to truly clear out the entire rx chain. also removed old style...Matt Ettus2010-11-111-3/+9
* proper triggering for interrupts generated on the dsp_clkMatt Ettus2010-11-111-1/+8
* increase compatibility number for flow controlMatt Ettus2010-11-111-1/+1
* separated flow control and error reporting on tx path. should work with and ...Matt Ettus2010-11-111-1/+2
* revert unneeded changes and incorrect commentsMatt Ettus2010-11-111-32/+32
* reconnect GPIOs, remove debug pins, meets timing nowMatt Ettus2010-11-111-5/+3
* Modified phase shift of DCM1 to -64 which is intended to give more timing mar...Ian Buckley2010-11-111-1/+1
* Enabled phase offset adjustment on DCM_INST1 which drives the external Fast S...Ian Buckley2010-11-111-12/+12
* Added to DCM's and some BUFG's to align the internal 125MHz clock edge with i...Ian Buckley2010-11-114-5/+100
* hangedddddddextrnal fifo size to use full NoBL SRAMianb2010-11-111-1/+1
* Corrected extfifo code so that all registers that are on SRAM signals are pac...ianb2010-11-112-37/+42
* Added a bunch of debug signals.Ian Buckley2010-11-111-4/+5
* Regenerated FIFO with lower trigger level for almost full flag to reflect log...Ian Buckley2010-11-111-1/+2
* External FIFO tested in simulation and on USRP2 from decimation 64->8 with cu...Ian Buckley2010-11-114-142/+200
* remove old commented out codeMatt Ettus2010-11-091-180/+0
* fix timing problem on DAC output busMatt Ettus2010-11-091-2/+2
* clean up DAC inversion and swapping to match schematicsMatt Ettus2010-08-251-3/+6
* Clean up iq swapping on RX. It is now swapped in the top level.Matt Ettus2010-08-252-5/+5
* added compat number to usrp2 readback muxJosh Blum2010-08-091-2/+5
* connect the demuxMatt Ettus2010-07-281-1/+1
* fix a typoMatt Ettus2010-07-281-1/+1
* tx error packets now muxed into the ethernet stream back to the hostMatt Ettus2010-07-281-27/+22
* move declaration ahead of useMatt Ettus2010-07-191-5/+5
* put run_tx and run_rx on the displayed LEDsMatt Ettus2010-07-191-3/+4
* barely fails timing on gigE/10 and gigE/12, larger fail on udp/10, but allMatt Ettus2010-06-142-52/+51
* produces good bin filesMatt Ettus2010-06-112-12/+20
* first attempt at cleaning up the build systemMatt Ettus2010-06-103-414/+65
* get rid of debug stuff to help timingMatt Ettus2010-06-081-7/+16
* move u2_core into u2_rev3 directory to simplify directory structure and save ...Matt Ettus2010-06-084-2/+1657
* report ise version in buildMatt Ettus2010-06-071-1/+1
* proper name for directoryMatt Ettus2010-06-071-1/+1
* name build directory with ISE version nameMatt Ettus2010-06-071-1/+1
* from UDP branch, changed names because I want these separate from the non-udp...Matt Ettus2010-05-271-0/+267
* new files from udp branch added to main MakefileMatt Ettus2010-05-271-1/+19
* Merge branch 'udp' into master_merge_take2Matt Ettus2010-05-271-1/+1
|\
| * ignoresMatt Ettus2010-05-181-1/+1
| * move dsp settings regs to reclocked setting bus. Works, gets us to within 18...Matt Ettus2010-05-121-0/+3
| * Merge branch 'corgan_fixes' into udp_corganMatt Ettus2010-04-263-4/+15
| |\
| * | Merge commit '8d19387a8642caf74179bdcb7eddf1936f473e53' into udpMatt Ettus2010-01-251-2/+1
| * | moved into subdirJosh Blum2010-01-224-0/+1085
| /
* / settings bus to dsp_clk now uses clock crossing fifoMatt Ettus2010-05-161-0/+3
|/
* Update config to all eight clock buffers to be used.Johnathan Corgan2010-03-291-1/+1
* Added timing constraint for Wishbone clock/dsp_clock skewJohnathan Corgan2010-03-291-0/+2
* Cut debug bus connection to etherenet MAC to make closing timing easierIan Buckley2010-02-241-2/+7
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-30 21:58:15 +0000