| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | Merge branch 'ise12' into packet_router | Josh Blum | 2010-12-10 | 4 | -23/+26 |
| |\ |
|
| | * | time sync on usrp2 as well, added debug pins to time sync. | Matt Ettus | 2010-12-10 | 1 | -1/+5 |
| | * | Only do udp now, renamed old ports to exp_time_* | Matt Ettus | 2010-12-09 | 1 | -0/+0 |
| | * | udp is now the default | Matt Ettus | 2010-12-09 | 2 | -2/+2 |
| | * | remove old raw ethernet version | Matt Ettus | 2010-12-09 | 2 | -882/+0 |
| | * | renamed exp_pps_* to be exp_time_*, which is the mimo synchronization signal | Matt Ettus | 2010-12-09 | 3 | -18/+18 |
| * | | packet_router: renamed top level files in an attempt to merge cleanly | Josh Blum | 2010-12-10 | 4 | -1091/+209 |
| * | | packet_router: added status readback for mode, incremented compat number | Josh Blum | 2010-11-24 | 1 | -1/+1 |
| * | | packet_router: program the dsp udp port and ip addr through setting registers | Josh Blum | 2010-11-23 | 1 | -1/+1 |
| * | | packet_router: moved udp tx proto machine into packet router, replaced udp_wr... | Josh Blum | 2010-11-23 | 1 | -16/+27 |
| * | | packet_router: implemented crossbar and valve module, moved sreg into router ... | Josh Blum | 2010-11-23 | 1 | -16/+7 |
| * | | packet_router: transplanted the async error interface, its now sent into the ... | Josh Blum | 2010-11-23 | 1 | -10/+5 |
| * | | packet_router: fixed sof bug for cpu (== 1), some logic tweaks, added debug | Josh Blum | 2010-11-23 | 1 | -1/+3 |
| * | | packet_router: registered control flags, added clear to all state machines | Josh Blum | 2010-11-23 | 1 | -2/+4 |
| * | | packet_router: removed unused status words from readback mux | Josh Blum | 2010-11-23 | 1 | -3/+3 |
| * | | packet_router: fixed swapped connection typo, dsp tx routing works | Josh Blum | 2010-11-23 | 1 | -2/+3 |
| * | | packet_router: added all input/output signals to module, created the comm mux... | Josh Blum | 2010-11-23 | 1 | -0/+3 |
| * | | packet_router: created inspector and added dsp output (however inspection log... | Josh Blum | 2010-11-23 | 1 | -0/+1 |
| * | | packet_router: created nearly empty router with eth in attached to mapped memory | Josh Blum | 2010-11-23 | 1 | -19/+14 |
| |/ |
|
| * | shouldn't be executable | Matt Ettus | 2010-11-20 | 1 | -0/+0 |
| * | Add flow control and other small vrt fixes to u2p, minor cleanups | Matt Ettus | 2010-11-11 | 1 | -4/+1 |
| * | clear out the vita tx chain and the tx fifo. need to check the fifo | Matt Ettus | 2010-11-11 | 1 | -11/+12 |
| * | added ability to truly clear out the entire rx chain. also removed old style... | Matt Ettus | 2010-11-11 | 1 | -3/+9 |
| * | proper triggering for interrupts generated on the dsp_clk | Matt Ettus | 2010-11-11 | 1 | -1/+8 |
| * | increase compatibility number for flow control | Matt Ettus | 2010-11-11 | 1 | -1/+1 |
| * | separated flow control and error reporting on tx path. should work with and ... | Matt Ettus | 2010-11-11 | 1 | -1/+2 |
| * | revert unneeded changes and incorrect comments | Matt Ettus | 2010-11-11 | 1 | -32/+32 |
| * | reconnect GPIOs, remove debug pins, meets timing now | Matt Ettus | 2010-11-11 | 1 | -5/+3 |
| * | Modified phase shift of DCM1 to -64 which is intended to give more timing mar... | Ian Buckley | 2010-11-11 | 1 | -1/+1 |
| * | Enabled phase offset adjustment on DCM_INST1 which drives the external Fast S... | Ian Buckley | 2010-11-11 | 1 | -12/+12 |
| * | Added to DCM's and some BUFG's to align the internal 125MHz clock edge with i... | Ian Buckley | 2010-11-11 | 4 | -5/+100 |
| * | hangedddddddextrnal fifo size to use full NoBL SRAM | ianb | 2010-11-11 | 1 | -1/+1 |
| * | Corrected extfifo code so that all registers that are on SRAM signals are pac... | ianb | 2010-11-11 | 2 | -37/+42 |
| * | Added a bunch of debug signals. | Ian Buckley | 2010-11-11 | 1 | -4/+5 |
| * | Regenerated FIFO with lower trigger level for almost full flag to reflect log... | Ian Buckley | 2010-11-11 | 1 | -1/+2 |
| * | External FIFO tested in simulation and on USRP2 from decimation 64->8 with cu... | Ian Buckley | 2010-11-11 | 4 | -142/+200 |
| * | remove old commented out code | Matt Ettus | 2010-11-09 | 1 | -180/+0 |
| * | fix timing problem on DAC output bus | Matt Ettus | 2010-11-09 | 1 | -2/+2 |
| * | clean up DAC inversion and swapping to match schematics | Matt Ettus | 2010-08-25 | 1 | -3/+6 |
| * | Clean up iq swapping on RX. It is now swapped in the top level. | Matt Ettus | 2010-08-25 | 2 | -5/+5 |
| * | added compat number to usrp2 readback mux | Josh Blum | 2010-08-09 | 1 | -2/+5 |
| * | connect the demux | Matt Ettus | 2010-07-28 | 1 | -1/+1 |
| * | fix a typo | Matt Ettus | 2010-07-28 | 1 | -1/+1 |
| * | tx error packets now muxed into the ethernet stream back to the host | Matt Ettus | 2010-07-28 | 1 | -27/+22 |
| * | move declaration ahead of use | Matt Ettus | 2010-07-19 | 1 | -5/+5 |
| * | put run_tx and run_rx on the displayed LEDs | Matt Ettus | 2010-07-19 | 1 | -3/+4 |
| * | barely fails timing on gigE/10 and gigE/12, larger fail on udp/10, but all | Matt Ettus | 2010-06-14 | 2 | -52/+51 |
| * | produces good bin files | Matt Ettus | 2010-06-11 | 2 | -12/+20 |
| * | first attempt at cleaning up the build system | Matt Ettus | 2010-06-10 | 3 | -414/+65 |
| * | get rid of debug stuff to help timing | Matt Ettus | 2010-06-08 | 1 | -7/+16 |
