aboutsummaryrefslogtreecommitdiffstats
path: root/usrp2/top/u2_rev3
Commit message (Collapse)AuthorAgeFilesLines
* connect the demuxMatt Ettus2010-07-281-1/+1
|
* fix a typoMatt Ettus2010-07-281-1/+1
|
* tx error packets now muxed into the ethernet stream back to the hostMatt Ettus2010-07-281-27/+22
|
* move declaration ahead of useMatt Ettus2010-07-191-5/+5
|
* put run_tx and run_rx on the displayed LEDsMatt Ettus2010-07-191-3/+4
|
* barely fails timing on gigE/10 and gigE/12, larger fail on udp/10, but allMatt Ettus2010-06-142-52/+51
| | | | seem to work ok
* produces good bin filesMatt Ettus2010-06-112-12/+20
|
* first attempt at cleaning up the build systemMatt Ettus2010-06-103-414/+65
|
* get rid of debug stuff to help timingMatt Ettus2010-06-081-7/+16
|
* move u2_core into u2_rev3 directory to simplify directory structure and save ↵Matt Ettus2010-06-084-2/+1657
| | | | headaches
* report ise version in buildMatt Ettus2010-06-071-1/+1
|
* proper name for directoryMatt Ettus2010-06-071-1/+1
|
* name build directory with ISE version nameMatt Ettus2010-06-071-1/+1
|
* from UDP branch, changed names because I want these separate from the ↵Matt Ettus2010-05-271-0/+267
| | | | non-udp versions
* new files from udp branch added to main MakefileMatt Ettus2010-05-271-1/+19
|
* Merge branch 'udp' into master_merge_take2Matt Ettus2010-05-271-1/+1
|\ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | * udp: (67 commits) better test program for just the tx side fix typo, no functionality difference ignores move dsp settings regs to reclocked setting bus. Works, gets us to within 18ps of passing timing reverting logic clean up which should have made timing better, but made it worse instead moved fifos around, now easier to see where they are and how big bigger fifo on UDP TX path, to possibly fix overruns on decim=4 Xilinx ISE is incorrectly parsing the verilog case statement, this is a workaround pps and vita time debug pins ignore emacs backup files more debug for fixing E's better debug pins for going after cascading E's copy in wrong place copied over from quad radio just debug pin changes typo caused the tx udp chain to be disconnected moved into subdir speed up timing by ignoring the too_early error. We'll need to FIXME this later Added set time and set time at next pps. Removed the old sync pps commands, they dont make sense to use anymore. moved around regs, added a bit to allow for alternate PPS source ...
| * ignoresMatt Ettus2010-05-181-1/+1
| |
| * move dsp settings regs to reclocked setting bus. Works, gets us to within ↵Matt Ettus2010-05-121-0/+3
| | | | | | | | 18ps of passing timing
| * Merge branch 'corgan_fixes' into udp_corganMatt Ettus2010-04-263-4/+15
| |\
| * | Merge commit '8d19387a8642caf74179bdcb7eddf1936f473e53' into udpMatt Ettus2010-01-251-2/+1
| | | | | | | | | | | | | | | | | | | | | | | | Merge latest VRT changes into UDP branch. Merged from 1 behind the head of VRT because the head moved things around and confused git Conflicts: usrp2/timing/time_64bit.v usrp2/top/u2_core/u2_core.v
| * | moved into subdirJosh Blum2010-01-224-0/+1085
| /
* / settings bus to dsp_clk now uses clock crossing fifoMatt Ettus2010-05-161-0/+3
|/
* Update config to all eight clock buffers to be used.Johnathan Corgan2010-03-291-1/+1
|
* Added timing constraint for Wishbone clock/dsp_clock skewJohnathan Corgan2010-03-291-0/+2
|
* Cut debug bus connection to etherenet MAC to make closing timing easierIan Buckley2010-02-241-2/+7
|
* Manually assign clk_fpga to BUFG to improve timingJohnathan Corgan2010-02-231-1/+5
| | | | | | | | | | | | | | Starting Router Phase 1: 96908 unrouted; REAL time: 25 secs Phase 2: 85651 unrouted; REAL time: 35 secs Phase 3: 27099 unrouted; REAL time: 49 secs Phase 4: 27099 unrouted; (97405) REAL time: 49 secs Phase 5: 27259 unrouted; (5348) REAL time: 54 secs Phase 6: 27277 unrouted; (0) REAL time: 54 secs Phase 7: 0 unrouted; (0) REAL time: 1 mins 46 secs Phase 8: 0 unrouted; (0) REAL time: 1 mins 56 secs Phase 9: 0 unrouted; (0) REAL time: 2 mins 29 secs
* Moved usrp2 fpga files into usrp2 subdir.Josh Blum2010-01-224-0/+1068
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-09 04:35:24 +0000