| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | usrp2: remove settings_fifo_ctrl, meets timing | Josh Blum | 2012-04-20 | 1 | -2/+11 |
| | | |||||
| * | usrp: work on meeting timing constraints | Josh Blum | 2012-04-10 | 1 | -8/+8 |
| | | | | | | | * fifo ctrl register the vita ticks and use late * vita de/framer make nchans const since we dont change it * simplify readback muxes to minimal usage | ||||
| * | fifo ctrl: parameterize having a proto header | Josh Blum | 2012-03-16 | 1 | -1/+1 |
| | | |||||
| * | fifo ctrl: rename fifo ctrl module and add sid ack param | Josh Blum | 2012-03-16 | 1 | -14/+14 |
| | | |||||
| * | fifo ctrl: minor fixes for spi core, swap time define | Josh Blum | 2012-03-16 | 1 | -1/+1 |
| | | |||||
| * | fifo ctrl: simplified perfs, added spi clock idle phase | Josh Blum | 2012-03-16 | 1 | -2/+2 |
| | | |||||
| * | fifo ctrl: minor fixes from last commit | Josh Blum | 2012-03-16 | 1 | -2/+2 |
| | | |||||
| * | fifo ctrl: spi core work, fifo ctrl perifs, usrp2 support | Josh Blum | 2012-03-16 | 1 | -16/+65 |
| | | | | | | | | | Continued work on simple spi core. Added peripherals input to fifo ctrl so perifs can backpressure fifo ctrl. Copied the implementation into usrp2 core. | ||||
| * | srb: created command queue, in and out state machines | Josh Blum | 2012-03-16 | 1 | -2/+1 |
| | | |||||
| * | fpga: force -include_global for custom sources | Josh Blum | 2012-03-12 | 1 | -2/+1 |
| | | | | | | | | | ISE will not recognize custom sources as part of the hierarchy, and thus will not compile (unless its the first macro...). Remove custom sources from the source list, and specially add them with the -include_global option. | ||||
| * | usrp2/nseries: added churn to meet timing | Josh Blum | 2012-02-18 | 1 | -1/+2 |
| | | | | | | Added churn to readback mux on nseries to make n200r4 meet timing. Also added churn to usrp2 for parallelism, but assigned to zero. | ||||
| * | dsp rework: implement 64 bit ticks no seconds | Josh Blum | 2012-02-06 | 1 | -1/+1 |
| | | |||||
| * | dsp rework: pass vita clears into dsp modules, unified fifo clears | Josh Blum | 2012-02-04 | 1 | -9/+8 |
| | | |||||
| * | dsp rework: rehash of the custom module stuff and readme | Josh Blum | 2012-02-02 | 1 | -3/+7 |
| | | |||||
| * | dsp rework: custom engine module for rx/tx vita chain | Josh Blum | 2012-02-01 | 1 | -3/+5 |
| | | |||||
| * | dsp rework: paramaterize post_engine_buffering | Josh Blum | 2012-02-01 | 1 | -0/+1 |
| | | |||||
| * | dsp rework: added double buffer interface to vita tx | Josh Blum | 2012-01-28 | 1 | -1/+2 |
| | | |||||
| * | dsp rework: moved scale and round into ddc chain | Josh Blum | 2012-01-28 | 1 | -1/+1 |
| | | | | | 16to8 engine now performs only a clip from 16->8 | ||||
| * | dsp rework: integrated custom dsp module shells | Josh Blum | 2012-01-27 | 2 | -4/+9 |
| | | |||||
| * | dsp rework: implemented dsp changes for other top levels | Josh Blum | 2012-01-27 | 1 | -30/+23 |
| | | | | | added user registers into each toplevel (not used yet) | ||||
| * | dsp rework: renamed dsp signals for frontend IO | Josh Blum | 2012-01-27 | 1 | -11/+11 |
| | | |||||
| * | dsp rework: u2_core test implementation | Josh Blum | 2012-01-26 | 1 | -6/+15 |
| | | |||||
| * | usrp2/nseries: restored clock/serdes readback | Josh Blum | 2011-11-23 | 1 | -2/+2 |
| | | |||||
| * | need more umph out of correction values | Josh Blum | 2011-11-10 | 1 | -1/+1 |
| | | |||||
| * | remove unused irq to meet timing | Josh Blum | 2011-11-05 | 1 | -11/+4 |
| | | |||||
| * | u2/u2p: use new setting_reg based gpios, gets it off of wb | Matt Ettus | 2011-10-26 | 1 | -9/+14 |
| | | |||||
| * | u2/u2p: move nearly all setting regs onto dsp_clk | Matt Ettus | 2011-10-26 | 1 | -14/+17 |
| | | |||||
| * | u2/u2p: remove dead comments and code | Matt Ettus | 2011-10-26 | 1 | -48/+9 |
| | | |||||
| * | usrp2: fix typo in top level core files | Josh Blum | 2011-10-26 | 1 | -1/+1 |
| | | |||||
| * | usrp2: reconnect frontend calibration, timing meets | Josh Blum | 2011-08-26 | 1 | -1/+1 |
| | | |||||
| * | usrp2: bump FPGA minor number to 2 for patch release | Josh Blum | 2011-08-15 | 1 | -1/+1 |
| | | |||||
| * | usrp2: remove old unused readback mux value | Josh Blum | 2011-07-28 | 1 | -1/+1 |
| | | |||||
| * | usrp2: bump minor version number for changes | Josh Blum | 2011-07-28 | 1 | -1/+1 |
| | | |||||
| * | usrp2: fixed swapped tx/rx signals for nsgpio | Josh Blum | 2011-07-28 | 1 | -1/+1 |
| | | |||||
| * | u2/u2p: apply atr/gpio changes to u2p | Matt Ettus | 2011-07-27 | 1 | -8/+0 |
| | | |||||
| * | atr: forgot to delete this line | Matt Ettus | 2011-07-27 | 1 | -1/+0 |
| | | |||||
| * | u2: redo the atr gpio pins, remove some old cruft | Matt Ettus | 2011-07-27 | 1 | -7/+17 |
| | | |||||
| * | u2/u2p: further qualify the serdes link light | Matt Ettus | 2011-07-21 | 1 | -5/+4 |
| | | |||||
| * | appease the ISE gods | Matt Ettus | 2011-07-19 | 1 | -0/+1 |
| | | |||||
| * | usrp2: split compat number into major/minor (increment minor for fixes) | Josh Blum | 2011-07-03 | 1 | -1/+1 |
| | | |||||
| * | USRP2/N2x0: incremented compat numbers for frontend work | Josh Blum | 2011-06-15 | 1 | -1/+1 |
| | | |||||
| * | dsp: added tx_frontend, instantiated in u2/u2p | Matt Ettus | 2011-06-08 | 1 | -2/+10 |
| | | |||||
| * | u2/u2p: use all 24 bits from the rx_frontend | Matt Ettus | 2011-06-08 | 1 | -1/+1 |
| | | |||||
| * | u2/u2p: use new rx_frontend in u2 and u2p | Matt Ettus | 2011-06-08 | 1 | -2/+2 |
| | | |||||
| * | u2/u2p: misc connection and compilation fixes | Matt Ettus | 2011-06-08 | 1 | -2/+2 |
| | | |||||
| * | u2/u2p: pull IQ balance and dcoffset out of dsp_core, put in frontend module | Matt Ettus | 2011-06-08 | 1 | -2/+13 |
| | | |||||
| * | added copyrights | Josh Blum | 2011-06-07 | 2 | -0/+34 |
| | | |||||
| * | lots of renaming and moving around of toplevel directories to reflect ↵ | Matt Ettus | 2011-06-07 | 5 | -0/+1770 |
| product names | |||||
 |
index : uhd | |
| Ettus' UHD Repository |
| aboutsummaryrefslogtreecommitdiffstats |