| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
| |
packet gen and test
|
|
|
|
|
|
|
| |
as long as there really is more data/space. This should allow bursting
without having additional interrupts.
Also lenghten RX FIFO
|
| |
|
|
|
|
| |
interrupts
|
| |
|
|
|
|
| |
for gpmc
|
| |
|
| |
|
| |
|
|
|
|
| |
number of clock edges
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
|
|
| |
ISE chokes on the unequal size ram
|
| |
|
|
|
|
| |
timing and handle wait states.
|
|
|