summaryrefslogtreecommitdiffstats
path: root/usrp2/fifo
Commit message (Expand)AuthorAgeFilesLines
* b100: fix syntax error in packet_padder36Josh Blum2012-10-091-1/+1
* fifo: added module packet_padder36 to fifo/Josh Blum2012-07-022-1/+157
* Merge branch 'master' into nextJosh Blum2012-03-261-21/+23
|\
| * fpga: fifo_2clock handles widths and sizes in-between corgensJosh Blum2012-03-251-21/+23
* | usrp2: first pass implementation of fifo controlJosh Blum2012-03-163-6/+334
|/
* dsp: remove dsp_buffer and replace with simpler add_routing_header,Matt Ettus2011-11-042-0/+48
* all: tie unused ram inputs to 1 instead of zero, helps routingMatt Ettus2011-08-261-1/+1
* usrp2: split inspection logic into each relevant cycleJosh Blum2011-07-191-11/+35
* added copyrightsJosh Blum2011-06-0737-0/+629
* u2p-rebase: go back to versions on nextMatt Ettus2011-05-261-2/+1
* u1p: use 18 bit fifos and use full size of a block ram in the tx pathMatt Ettus2011-05-261-7/+12
* u1p: pass tx status/error packets back through GPIF over the response channel...Matt Ettus2011-05-263-1/+80
* add padding into gpif response pathMatt Ettus2011-05-261-0/+1
* pad out packets to a minimum lengthMatt Ettus2011-05-261-0/+66
* u1e: get dsp_framer36 from u1p so it can skip the protocol headerMatt Ettus2011-05-091-6/+10
* udp: short fifos on prot_eng in and outMatt Ettus2011-03-161-16/+2
* u1e: keep up with fixes made for u2/u2p, make it compile againMatt Ettus2011-03-151-15/+8
* packet_router: created packet dispatcher component to replace packet inspecto...Josh Blum2011-03-083-236/+293
* first cut at 36:72 and 72:36 for extra wide fifos. untestedMatt Ettus2011-03-072-0/+188
* u2/u2p: proper connections for dsp_framerMatt Ettus2011-03-071-1/+0
* u2/u2p: fix off-by-one error in dsp_framerMatt Ettus2011-03-061-1/+2
* u2/u2p: removed redundant shortfifos from udp path (they are in the size adap...Matt Ettus2011-03-051-17/+5
* u2/u2p: moved dsp framer into vita_rx_chainMatt Ettus2011-03-051-23/+5
* u2/u2p: rework ports againMatt Ettus2011-03-041-3/+3
* u2/u2p: reworked port names on packet_routerMatt Ettus2011-03-041-3/+3
* u2/u2p: reworked dsp framer to work more like a fifo, and do vita length corr...Matt Ettus2011-03-041-87/+56
* u2/u2p: allow cpu to receive or send packets longer than the buffer size.Matt Ettus2011-03-041-7/+10
* make fifo36_to_ll8 properly handle partial end lines.Matt Ettus2011-03-042-152/+31
* Merge branch 'gpmc_testing' into ethfifo_reorgMatt Ettus2011-03-039-12/+307
|\
| * timed packet generator : Temporarily use a checksum rather than a crc to vali...Philip Balister2011-02-261-3/+9
| * correct port namesMatt Ettus2011-02-251-2/+2
| * fifo36_mux now has shortfifos on the input ports as well as outputMatt Ettus2011-02-251-12/+25
| * e100: integrate loopback and timed testing into main imageMatt Ettus2011-02-163-2/+22
| * Fix endianess for packet length and sequence number for e100 timed image.Philip Balister2011-02-161-8/+8
| * put these files in the right place. newfifo is long gone.Matt Ettus2011-02-168-0/+256
* | all: removed old unused fifosMatt Ettus2011-03-032-21/+1
* | all: short fifos on front and back of fifo36_to_fifo19Matt Ettus2011-03-031-15/+33
* | u2/u2p: shortfifos in fifo36_to_ll8, no more _n junkMatt Ettus2011-03-031-28/+43
* | u2/u2p: rxdsp/cpu/err muxing now prioritizes cpu and err over rxdspMatt Ettus2011-03-031-7/+10
* | u2/u2p: switch over to 36 bit wide ethernet wrapperMatt Ettus2011-03-031-27/+47
* | ethfifo_reorg: switch buffer int2 lastline to work as a length parameterJosh Blum2011-03-031-5/+6
* | u2/u2p: get rid of redeclarationMatt Ettus2011-03-031-1/+0
* | u2/u2p: ll8 now all active high, removed extra shortfifo from eth wrapperMatt Ettus2011-03-031-8/+6
* | u2/u2p: short fifos put on both sides of ll8_to_fifo19Matt Ettus2011-03-031-27/+44
* | u2/u2p: inserted short fifo into the packet inspector path to help routing an...Matt Ettus2011-02-171-1/+13
* | added port_sel param to dsp framerJosh Blum2011-02-172-4/+5
* | packet_router: added support for two dsps into routerJosh Blum2011-02-151-14/+20
|/
* believed to fix fifo swizzling with partially empty linesMatt Ettus2011-01-213-25/+114
* xbar and valve: fix switching delayed by active signalJosh Blum2011-01-112-9/+12
* packet_router: tweak mode SR (its only 1 bit)Josh Blum2011-01-071-3/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 08:33:39 +0000