| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | packet_router: modification for sequence number and vrt header offset | Josh Blum | 2010-11-23 | 1 | -1/+1 |
| | | |||||
| * | packet_router: it makes more sense to connect the control flags this way now | Josh Blum | 2010-11-23 | 1 | -13/+6 |
| | | |||||
| * | packet_router: program the dsp udp port and ip addr through setting registers | Josh Blum | 2010-11-23 | 1 | -31/+33 |
| | | |||||
| * | packet_router: mux the crossbar input after the protocol framer | Josh Blum | 2010-11-23 | 1 | -2/+12 |
| | | |||||
| * | packet_router: moved udp tx proto machine into packet router, replaced ↵ | Josh Blum | 2010-11-23 | 1 | -2/+42 |
| | | | | | udp_wrapper in top level with some fifo conversion stuff | ||||
| * | packet_router: moved dsp framer into a module, added clr to splitter and renamed | Josh Blum | 2010-11-23 | 4 | -93/+110 |
| | | |||||
| * | packet_router: implemented crossbar and valve module, moved sreg into router ↵ | Josh Blum | 2010-11-23 | 2 | -45/+65 |
| | | | | | module | ||||
| * | packet valve. will drop incoming data if shut off. | Matt Ettus | 2010-11-23 | 1 | -0/+28 |
| | | |||||
| * | abstract out the crossbar functionality | Matt Ettus | 2010-11-23 | 1 | -0/+40 |
| | | |||||
| * | packet_router: transplanted the async error interface, its now sent into the ↵ | Josh Blum | 2010-11-23 | 1 | -7/+16 |
| | | | | | packet router to be muxed to com out | ||||
| * | packet_router: added a way to program in the ip and mac addrs, and added ↵ | Josh Blum | 2010-11-23 | 1 | -2/+17 |
| | | | | | inspector check | ||||
| * | packet_router: fixed sof bug for cpu (== 1), some logic tweaks, added debug | Josh Blum | 2010-11-23 | 1 | -9/+41 |
| | | |||||
| * | packet_router: registered control flags, added clear to all state machines | Josh Blum | 2010-11-23 | 1 | -12/+22 |
| | | |||||
| * | packet_router: added splitter and mux for slow path stuff (also fixed typo ↵ | Josh Blum | 2010-11-23 | 2 | -10/+95 |
| | | | | | in crossbar input) | ||||
| * | packet_router: renamed inspector output signals and connected (for now) to ↵ | Josh Blum | 2010-11-23 | 2 | -22/+52 |
| | | | | | cpu, dsp, crs | ||||
| * | packet_router: use BRAM enables to perform pipelined reads | Josh Blum | 2010-11-23 | 1 | -26/+21 |
| | | |||||
| * | packet_router: use control register bit for master mode flag | Josh Blum | 2010-11-23 | 1 | -2/+1 |
| | | |||||
| * | packet_router: swapped comm mux for a crossbar, serdes crossbar out now ↵ | Josh Blum | 2010-11-23 | 1 | -27/+62 |
| | | | | | muxed into the comm output | ||||
| * | packet_router: used registered valid signal for BRAM read cycle delay | Josh Blum | 2010-11-23 | 1 | -16/+15 |
| | | |||||
| * | packet_router: created dsp framer for rx path | Josh Blum | 2010-11-23 | 1 | -6/+100 |
| | | |||||
| * | packet_router: added lines for com crossbar and com output mux | Josh Blum | 2010-11-23 | 1 | -13/+35 |
| | | |||||
| * | packet_router: collapsed inspector states, fixed terminology for cpu inp vs out | Josh Blum | 2010-11-23 | 1 | -163/+161 |
| | | |||||
| * | packet_router: some tweaks, dsp output routing seems to work but has wrong ↵ | Josh Blum | 2010-11-23 | 1 | -4/+10 |
| | | | | | offset | ||||
| * | packet_router: added all input/output signals to module, created the comm ↵ | Josh Blum | 2010-11-23 | 1 | -6/+19 |
| | | | | | muxes (in and out) | ||||
| * | packet_router: created com signals (device IO lines that may be ethernet or ↵ | Josh Blum | 2010-11-23 | 1 | -79/+100 |
| | | | | | serdes) | ||||
| * | packet_router: created inspector and added dsp output (however inspection ↵ | Josh Blum | 2010-11-23 | 1 | -4/+133 |
| | | | | | logic does not enable it yet) | ||||
| * | packet_router: connected and created CPU read from interface (slow path in ↵ | Josh Blum | 2010-11-23 | 1 | -47/+153 |
| | | | | | place) | ||||
| * | packet_router: created nearly empty router with eth in attached to mapped memory | Josh Blum | 2010-11-23 | 2 | -0/+121 |
| | | |||||
| * | add a fifo to the end of the mux to help in timing. | Matt Ettus | 2010-11-11 | 1 | -6/+13 |
| | | |||||
| * | moved forward from the old branch | Matt Ettus | 2010-11-11 | 2 | -4/+30 |
| | | |||||
| * | occ needs to be 2 bits wide on a 36 bit fifo interface. | Matt Ettus | 2010-11-10 | 1 | -1/+2 |
| | | |||||
| * | catch up with tx_policy | Matt Ettus | 2010-08-19 | 3 | -5510/+23 |
| | | |||||
| * | Merge branch 'ise12' into u1e | Matt Ettus | 2010-07-19 | 3 | -0/+109 |
| |\ | | | | | | | | | | | | | | | | | | | | | | | * ise12: move declaration ahead of use put run_tx and run_rx on the displayed LEDs remove warnings add mux and demux to build mux multiple fifo streams into one. Allows priority or round robin split fifo into 2 streams based on first line in each packet precompute udp checksums barely fails timing on gigE/10 and gigE/12, larger fail on udp/10, but all seem to work ok | ||||
| | * | add mux and demux to build | Matt Ettus | 2010-07-15 | 1 | -0/+2 |
| | | | |||||
| | * | mux multiple fifo streams into one. Allows priority or round robin | Matt Ettus | 2010-07-15 | 1 | -0/+57 |
| | | | |||||
| | * | split fifo into 2 streams based on first line in each packet | Matt Ettus | 2010-07-15 | 1 | -0/+50 |
| | | | |||||
| * | | Merge branch 'master' into u1e_newbuild | Matt Ettus | 2010-06-14 | 5 | -78/+49 |
| |/ | | | | | | | | | | | | | | | | Made so Makefile changes as well to get it to build * master: new make works on ise12 produces good bin files first attempt at cleaning up the build system get rid of debug stuff to help timing move u2_core into u2_rev3 directory to simplify directory structure and save headaches Conflicts: usrp2/fifo/fifo36_to_fifo18.v usrp2/top/u2_rev3/Makefile usrp2/top/u2_rev3/Makefile.udp usrp2/top/u2_rev3/u2_core_udp.v | ||||
| * | first attempt at cleaning up the build system | Matt Ettus | 2010-06-10 | 22 | -0/+7551 |
 |
index : uhd | |
| Ettus' UHD Repository |
| summaryrefslogtreecommitdiffstats |