Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | fifo: added module packet_padder36 to fifo/ | Josh Blum | 2012-07-02 | 2 | -1/+157 |
| | |||||
* | Merge branch 'master' into next | Josh Blum | 2012-03-26 | 1 | -21/+23 |
|\ | |||||
| * | fpga: fifo_2clock handles widths and sizes in-between corgens | Josh Blum | 2012-03-25 | 1 | -21/+23 |
| | | |||||
* | | usrp2: first pass implementation of fifo control | Josh Blum | 2012-03-16 | 3 | -6/+334 |
|/ | |||||
* | dsp: remove dsp_buffer and replace with simpler add_routing_header, | Matt Ettus | 2011-11-04 | 2 | -0/+48 |
| | | | | other funcs of dsp_buffer are done by double_buffer and dsp_engine | ||||
* | all: tie unused ram inputs to 1 instead of zero, helps routing | Matt Ettus | 2011-08-26 | 1 | -1/+1 |
| | |||||
* | usrp2: split inspection logic into each relevant cycle | Josh Blum | 2011-07-19 | 1 | -11/+35 |
| | |||||
* | added copyrights | Josh Blum | 2011-06-07 | 37 | -0/+629 |
| | |||||
* | u2p-rebase: go back to versions on next | Matt Ettus | 2011-05-26 | 1 | -2/+1 |
| | |||||
* | u1p: use 18 bit fifos and use full size of a block ram in the tx path | Matt Ettus | 2011-05-26 | 1 | -7/+12 |
| | |||||
* | u1p: pass tx status/error packets back through GPIF over the response ↵ | Matt Ettus | 2011-05-26 | 3 | -1/+80 |
| | | | | channel (short packets) | ||||
* | add padding into gpif response path | Matt Ettus | 2011-05-26 | 1 | -0/+1 |
| | |||||
* | pad out packets to a minimum length | Matt Ettus | 2011-05-26 | 1 | -0/+66 |
| | |||||
* | u1e: get dsp_framer36 from u1p so it can skip the protocol header | Matt Ettus | 2011-05-09 | 1 | -6/+10 |
| | |||||
* | udp: short fifos on prot_eng in and out | Matt Ettus | 2011-03-16 | 1 | -16/+2 |
| | |||||
* | u1e: keep up with fixes made for u2/u2p, make it compile again | Matt Ettus | 2011-03-15 | 1 | -15/+8 |
| | |||||
* | packet_router: created packet dispatcher component to replace packet ↵ | Josh Blum | 2011-03-08 | 3 | -236/+293 |
| | | | | inspector in router | ||||
* | first cut at 36:72 and 72:36 for extra wide fifos. untested | Matt Ettus | 2011-03-07 | 2 | -0/+188 |
| | |||||
* | u2/u2p: proper connections for dsp_framer | Matt Ettus | 2011-03-07 | 1 | -1/+0 |
| | |||||
* | u2/u2p: fix off-by-one error in dsp_framer | Matt Ettus | 2011-03-06 | 1 | -1/+2 |
| | |||||
* | u2/u2p: removed redundant shortfifos from udp path (they are in the size ↵ | Matt Ettus | 2011-03-05 | 1 | -17/+5 |
| | | | | adapters now) | ||||
* | u2/u2p: moved dsp framer into vita_rx_chain | Matt Ettus | 2011-03-05 | 1 | -23/+5 |
| | |||||
* | u2/u2p: rework ports again | Matt Ettus | 2011-03-04 | 1 | -3/+3 |
| | |||||
* | u2/u2p: reworked port names on packet_router | Matt Ettus | 2011-03-04 | 1 | -3/+3 |
| | |||||
* | u2/u2p: reworked dsp framer to work more like a fifo, and do vita length ↵ | Matt Ettus | 2011-03-04 | 1 | -87/+56 |
| | | | | correction | ||||
* | u2/u2p: allow cpu to receive or send packets longer than the buffer size. | Matt Ettus | 2011-03-04 | 1 | -7/+10 |
| | | | | on reception, the rest is dropped. On sending, the rest is a repeat of the buffer. | ||||
* | make fifo36_to_ll8 properly handle partial end lines. | Matt Ettus | 2011-03-04 | 2 | -152/+31 |
| | | | | I could swear I've fixed this before... | ||||
* | Merge branch 'gpmc_testing' into ethfifo_reorg | Matt Ettus | 2011-03-03 | 9 | -12/+307 |
|\ | | | | | | | | | | | | | | | | | | | | | | | | | | | * gpmc_testing: timed packet generator : Temporarily use a checksum rather than a crc to validate packet integrity. correct port names fifo36_mux now has shortfifos on the input ports as well as output timed tester : Bring out src/dst flags for rx chain for testing. u1e: hook up tester controls move declarations to before use hook up under/overruns for debug purposes e100: integrate loopback and timed testing into main image Fix endianess for packet length and sequence number for e100 timed image. put these files in the right place. newfifo is long gone. | ||||
| * | timed packet generator : Temporarily use a checksum rather than a crc to ↵ | Philip Balister | 2011-02-26 | 1 | -3/+9 |
| | | | | | | | | validate packet integrity. | ||||
| * | correct port names | Matt Ettus | 2011-02-25 | 1 | -2/+2 |
| | | |||||
| * | fifo36_mux now has shortfifos on the input ports as well as output | Matt Ettus | 2011-02-25 | 1 | -12/+25 |
| | | |||||
| * | e100: integrate loopback and timed testing into main image | Matt Ettus | 2011-02-16 | 3 | -2/+22 |
| | | |||||
| * | Fix endianess for packet length and sequence number for e100 timed image. | Philip Balister | 2011-02-16 | 1 | -8/+8 |
| | | |||||
| * | put these files in the right place. newfifo is long gone. | Matt Ettus | 2011-02-16 | 8 | -0/+256 |
| | | |||||
* | | all: removed old unused fifos | Matt Ettus | 2011-03-03 | 2 | -21/+1 |
| | | |||||
* | | all: short fifos on front and back of fifo36_to_fifo19 | Matt Ettus | 2011-03-03 | 1 | -15/+33 |
| | | |||||
* | | u2/u2p: shortfifos in fifo36_to_ll8, no more _n junk | Matt Ettus | 2011-03-03 | 1 | -28/+43 |
| | | |||||
* | | u2/u2p: rxdsp/cpu/err muxing now prioritizes cpu and err over rxdsp | Matt Ettus | 2011-03-03 | 1 | -7/+10 |
| | | |||||
* | | u2/u2p: switch over to 36 bit wide ethernet wrapper | Matt Ettus | 2011-03-03 | 1 | -27/+47 |
| | | |||||
* | | ethfifo_reorg: switch buffer int2 lastline to work as a length parameter | Josh Blum | 2011-03-03 | 1 | -5/+6 |
| | | |||||
* | | u2/u2p: get rid of redeclaration | Matt Ettus | 2011-03-03 | 1 | -1/+0 |
| | | |||||
* | | u2/u2p: ll8 now all active high, removed extra shortfifo from eth wrapper | Matt Ettus | 2011-03-03 | 1 | -8/+6 |
| | | |||||
* | | u2/u2p: short fifos put on both sides of ll8_to_fifo19 | Matt Ettus | 2011-03-03 | 1 | -27/+44 |
| | | |||||
* | | u2/u2p: inserted short fifo into the packet inspector path to help routing ↵ | Matt Ettus | 2011-02-17 | 1 | -1/+13 |
| | | | | | | | | and timing | ||||
* | | added port_sel param to dsp framer | Josh Blum | 2011-02-17 | 2 | -4/+5 |
| | | |||||
* | | packet_router: added support for two dsps into router | Josh Blum | 2011-02-15 | 1 | -14/+20 |
|/ | |||||
* | believed to fix fifo swizzling with partially empty lines | Matt Ettus | 2011-01-21 | 3 | -25/+114 |
| | |||||
* | xbar and valve: fix switching delayed by active signal | Josh Blum | 2011-01-11 | 2 | -9/+12 |
| | |||||
* | packet_router: tweak mode SR (its only 1 bit) | Josh Blum | 2011-01-07 | 1 | -3/+2 |
| | |||||
* | usrp2: removed unused changed signal for mode selection | Josh Blum | 2010-12-29 | 1 | -2/+1 |
| |