| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | checkin of generated coregen files | Matt Ettus | 2010-11-11 | 18 | -8/+556 |
| * | External FIFO tested in simulation and on USRP2 from decimation 64->8 with cu... | Ian Buckley | 2010-11-11 | 4 | -15/+23 |
| * | Checkpoint checkin. | Ian Buckley | 2010-11-11 | 4 | -0/+494 |
| * | first attempt at cleaning up the build system | Matt Ettus | 2010-06-10 | 1 | -0/+19 |
| * | allow settings bus to cross to a new clock domain, should help timing, but no... | Matt Ettus | 2010-05-11 | 8 | -0/+514 |
| * | Moved usrp2 fpga files into usrp2 subdir. | Josh Blum | 2010-01-22 | 48 | -0/+3055 |
 |
index : uhd | |
| Ettus' UHD Repository |
| aboutsummaryrefslogtreecommitdiffstats |