summaryrefslogtreecommitdiffstats
path: root/host
Commit message (Collapse)AuthorAgeFilesLines
* usrp-e100: set_ignore_sync_fpga_plus_codecJosh Blum2011-05-201-2/+14
|
* uhd: picked some minor changes from super packet handlerJosh Blum2011-05-202-0/+3
|
* usrp2: turn on ups_per_sec to avoid timeout issues on low sample ratesJosh Blum2011-05-203-5/+2
|
* uhd: removed deprecated warning API, log+msg now in APIJosh Blum2011-05-188-167/+3
|
* Merge branch 'master' into release_workrelease_003_001_000Josh Blum2011-05-175-81/+79
|\
| * uhd: some build system tweaksJosh Blum2011-05-172-39/+42
| |
| * USRP1: implement MBOARD_PROP_CLOCK_CONFIG, only accepts internalJosh Blum2011-05-162-2/+11
| |
| * E100: fix aux codec ADC reads as per USRP1 in 6f70d1Nick Foster2011-05-161-40/+26
| |
* | usrp2: moved register map into #defines, entries for new dsp frontendJosh Blum2011-05-179-389/+174
| | | | | | | | also fixes irq rb
* | Merge branch 'master' into release_workJosh Blum2011-05-1629-249/+2741
|\|
| * uhd: replace managed buffer shared pointer w/ intrusive pointer to reduce ↵Josh Blum2011-05-146-51/+39
| | | | | | | | overhead
| * usrp1: correct TX codec rate, it should also read 64e6 when probedJosh Blum2011-05-142-17/+11
| | | | | | | | | | | | We were using clock_rate*2 to simulate a codec rate of 128MHz. This reflected the old gnuradio API, but the rate between FPGA and codec is really 64MHz for both rx and tx directions.
| * usrp1: apply conditional disables/enables to rx and txJosh Blum2011-05-147-9/+60
| | | | | | | | | | | | | | | | Scapped the old gnuradio code for information about VRQ_FPGA_SET_XX_ENABLE. It turns out that we should disabled + restore state when changing muxes or rates. The USRP seems to stream properly when receiving single and dual channel. Prior to this commit, tx was accicentally always disabled from a few commits ago.
| * uhd: add gcc warning for sign comparison mismatchJosh Blum2011-05-141-0/+2
| |
| * Merge branch 'tvrx2'Josh Blum2011-05-136-0/+2464
| |\
| | * Added TVRX2 supportJason Abele2011-05-136-0/+2464
| | |
| * | uhd: init log file lock ptr to nullJosh Blum2011-05-131-0/+4
| | |
| * | uhd: work on logging and message facility initializationJosh Blum2011-05-133-68/+78
| | |
| * | usrp-e100: use misc test32 register to store fpga hashJosh Blum2011-05-102-39/+34
| |/
| * usrp-e100: created device address arg for master clock rate, removed eeprom hackJosh Blum2011-05-126-62/+19
| |
| * usrp-e100: added soft sync for ad9522 clock controlJosh Blum2011-05-091-2/+12
| |
| * usrp_e100: work w/ ad9522 clock configurationJosh Blum2011-05-081-2/+18
| |
| * Make log locking work with picky boostJason Abele2011-05-051-4/+5
| |
* | Merge branch 'use_vita_length' into nextJosh Blum2011-05-162-7/+1
|\ \
| * | usrp-e100: incremented compat # to 4 for vita length changeJosh Blum2011-05-161-1/+1
| | |
| * | uhd: switch vita unpacker over to using proper vita lengthJosh Blum2011-04-271-6/+0
| | |
* | | usrp2: device locking, use gpid so the process cant lock itself outJosh Blum2011-05-111-1/+37
| | |
* | | Merge branch 'master' into nextJosh Blum2011-05-1153-420/+914
|\ \ \ | |/ / |/| / | |/
| * usrp1: overload read_eeprom to handle multi-byte readsJosh Blum2011-05-052-1/+11
| |
| * usrp1: added more logging to usrp1 iface for debuggingJosh Blum2011-05-051-0/+20
| |
| * uhd: various tweaks to log and msg, replaced a few remaining stdioJosh Blum2011-05-0410-25/+27
| |
| * uhd: removed more iostream stuff from usrp* implementationsJosh Blum2011-05-0420-110/+110
| |
| * usrp-e100: removed stdio prints from implementationJosh Blum2011-05-048-82/+88
| |
| * uhd: replaced warning post with calls to UHD_MSG(warning)Josh Blum2011-05-0429-117/+281
| | | | | | | | | | The message api can support warnings, error, and status messages. The default handler is to stdio, but the user can change this.
| * uhd: added interprocess file lock to the logger fileJosh Blum2011-05-041-3/+30
| |
| * uhd: replaced many conditional prints with UHD_LOG usageJosh Blum2011-05-048-32/+28
| |
| * uhd: tweaks for logger file entriesJosh Blum2011-05-042-14/+30
| |
| * usrp: replaced conditional dboard debug prints w/ UHD_LOGV(often)Josh Blum2011-05-049-89/+68
| |
| * uhd: moved the logger into the utils subdirJosh Blum2011-05-046-6/+10
| |
| * uhd: added configurable default log level and thread safetyJosh Blum2011-05-042-9/+80
| |
| * uhd: work on the backend for a logging facilityJosh Blum2011-05-044-0/+199
| |
* | Merge branch 'master' into nextJosh Blum2011-05-0319-98/+277
|\|
| * usrp2: added REF_MIMO and PPS_MIMO for USRP2 clock configJosh Blum2011-05-032-15/+25
| | | | | | | | | | | | | | | | | | Basically, one can tell a MIMO master to lock to MIMO ref and/or time. This is an alternative to the mimo_mode=slave/master device args. When using this alternative, one should always set the mimo_mode to maser. When in master mode, any clock config settings can be used. When in slave mode, the clock config setting are forced to MIMO_REF/PPS
| * Merge branch 'rfx_rssi'Josh Blum2011-05-022-6/+30
| |\
| | * Added RSSI sensor for RFX series (not rfx400)Jason Abele2011-05-022-6/+30
| | |
| * | Added docs for sbxJason Abele2011-05-021-0/+39
| |/
| * usrp1: toggle the FPGA reset and RX reset registers at initJosh Blum2011-05-011-8/+18
| |
| * usrp-e100: shrink name field to git mcr into eepromJosh Blum2011-04-201-2/+3
| |
| * USRP1: added support for setting clock rate from EEPROMJosh Blum2011-05-016-14/+67
| | | | | | | | | | Basically, same deal as the previous changeset but for USRP1. Modified previous changes so that the key is shorter (mcr = master_clock_rate)
| * usrp-e100: add ability to set/get default master clock rate from EEPROMJosh Blum2011-05-015-14/+59
| | | | | | | | | | | | | | | | | | Mboard eeprom map class can parse the setting (4 byte float). The clock control will try to set the eeprom rate if present, otherwise or under failure condition, it sets the default. Updated docs, example, and provided helpful verbose. I would prefer that users burn the desired rate to the eeprom (and they may too).
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-16 18:51:40 +0000