aboutsummaryrefslogtreecommitdiffstats
path: root/host/lib
Commit message (Collapse)AuthorAgeFilesLines
* Device3: Constrain send_buff_sizeMichael West2018-07-251-6/+12
| | | | | send_buff_size is now constrained to input fifo size, and we increase timeout on getting flow control to reduce CPU usage.
* rx_streamer: Release buffers no longer neededMichael West2018-07-251-9/+26
| | | | | This is to allow for num_recv_frames=1 and reduce conversions from ticks to time_spec_t to improve critical path performance.
* X300: Reduce Ethernet frame size to 4000michael-west2018-07-252-6/+5
| | | | | This is to avoid underruns caused by flow control packets being blocked by data packets at high rates.
* Device3: Change packet-based flow control to byte-based flow controlMartin Braun2018-07-2515-443/+629
|
* rfnoc: Enabled SW flush mechanism impl'd in noc_shellAshish Chaudhari2018-07-242-4/+88
| | | | | | | | | | | - UHD will now "disconnect" the noc_block data-path from the crossbar when the block's dtor is invoked. This allows long running or slow blocks to empty out rapidly during teardown. - UHD will also attempt to flush at init time in case a block is destroyed abnormally. The goal of the flush mechanism is to not lock up the FPGA - noc_shell compat number is now 3
* rfnoc: legacy_compat: Remove superfluous variableMartin Braun2018-07-231-1/+0
|
* C API: Fix incorrectly declared lockMartin Braun2018-07-231-1/+1
|
* n230: Fix incorrectly declared locksMartin Braun2018-07-231-3/+5
|
* x300: Fix incorrectly declared locksMartin Braun2018-07-232-5/+5
|
* mpmd: Add set_timeout_init() API call to mpmd_mboard_implMartin Braun2018-07-182-2/+11
|
* fixup! uhd: Warn when tuning with auto DSP frequency and an external LOBrent Stapleton2018-07-181-1/+3
| | | | | | Check for ALL_LOS in the property tree before checking if its set to external. This warning is only applicable to the TwinRX, so its fine to only look for the ALL_LOS property.
* uhd: initial commit of UHD support for E320Brent Stapleton2018-07-1815-12/+1875
| | | | Co-authored-by: Sugandha Gupta <sugandha.gupta@ettus.com>
* mpm: initial commit of E320 codeBrent Stapleton2018-07-182-0/+21
| | | | Co-authored-by: Sugandha Gupta <sugandha.gupta@ettus.com>
* multi_usrp: Fix get_usrp_tx_info() for MPMD devicesMartin Braun2018-07-171-1/+1
|
* UBX: Add support for phase synchronization at LTE clock ratesMichael West2018-07-173-13/+46
|
* X300: Change default dboard_clock_rate depending on master_clock_rateMichael West2018-07-172-3/+3
|
* X300: Add support for 11.52 MHz and 23.04 MHz referencesMichael West2018-07-171-12/+82
|
* fixup! lib: Purge some use of boost::system_timeMartin Braun2018-07-171-1/+0
|
* B200: Fix SC8 RX StreamingVidush2018-07-161-9/+18
| | | | | Coerces recv_frame_size to size of words (8 bytes) to prevent USB_TRANSFER_OVERFLOW error.
* mg: fix tx power issueTrung Tran2018-07-144-27/+4
| | | | | | This commit will fix power issues with 2 radios configuration (UHD 3.12+). Removed unused _master boolean. CPLD path are now correct, each radio has its own CPLD object.
* fixup! B200: Check if recv_frame_size is larger than minimum valuemichael-west2018-07-132-12/+20
|
* b200: Update FW and FPGA imagesMartin Braun2018-07-121-2/+2
| | | | | FPGA compat number bumped to 15. This includes fixes to resolve the "lost EOB" issue on B2xx.
* B200: Check if recv_frame_size is larger than minimum valueVidush2018-07-122-0/+10
|
* B200: Change Recv Frame Size to 8176Vidush2018-07-122-2/+20
| | | | | | | | The default frame size is set to 8176. If a frame size entered is a multiple of 512, the actual frame size is set to the next lowest multiple of 24. Both changes are made to ensure no packet gets stuck in the fx3.
* lib: Purge some use of boost::system_timeMartin Braun2018-07-125-21/+32
| | | | | These are all timeout loops, which now use std::chrono::steady_clock::now() to check for timeout events.
* uhd: Expose DC Offset range via multi_usrp interfaceDerek Kozel2018-07-114-0/+45
|
* uhd: Warn when tuning with auto DSP frequency and an external LODerek Kozel2018-07-101-0/+19
| | | | | In LO sharing cases this can result in frequency errors between channels.
* legacy_compat: Fix tx/rx channel map initialization for all channelsSugandha Gupta2018-07-091-5/+14
| | | | | | | | This will populate tx/rx channel map (radio and port index) considering number of channels, radios and mboards. On TwinRX and N310, the default subdev spec will now include all available channels.
* e300: remove time spiTrung N Tran2018-07-061-36/+1
|
* fixup! e300: merge files from rfnoc-develMartin Braun2018-07-062-0/+8
|
* e300: merge files from rfnoc-develTrung N Tran2018-06-2914-1564/+1119
| | | | This disables the ability to do "network mode" on the E310.
* fixup! Time_spec: Add OperatorsVidush2018-06-261-11/+8
|
* UHD: Make ctrl_iface_impl deconstructor virtualMartin Braun2018-06-221-1/+1
|
* UHD: Update copyright datesMartin Braun2018-06-223-3/+3
|
* Python: Bind Gain Profile FunctionsVidush2018-06-221-0/+14
|
* RFNoC: Add FIR, Null, and Window block controllersMartin Braun2018-06-224-0/+282
|
* RFNoC: Add Siggen block controllerSugandha Gupta2018-06-221-0/+49
|
* B200: Enforce min_tick_rateVidush2018-06-211-0/+11
|
* fixup! python: Separating exposed Python data structuresVidush2018-06-211-1/+1
|
* *_dsp_core: Update frequency when updating ratesVidush2018-06-214-0/+20
| | | | | Since the frequency shifter is set to a relative rate, it needs to be updated when changing the sampling rate.
* Python: Add tx_lo FunctionsVidush2018-06-201-0/+20
|
* python: Separating exposed Python data structuresPaul David2018-06-2013-0/+1198
| | | | | | | | | - Separating exposed Python data structures into logical sections - Exposes all of the multi_usrp API - Adds a layer of Python for documentation and adding helper methods - Adds improvements and fixes to the MultiUSRP object - Includes additional exposed data structures (like time_spec_t, etc.) - Add code to release the Python GIL during long C++ calls
* mg: remove set_rpc_lockTrung Tran2018-06-182-14/+1
|
* liberio_zero_copy: add tx and rx mutexesTrung Tran2018-06-181-1/+6
|
* ad9361: Add API to set 1R1T/2R2T timing modesSugandha Gupta2018-06-155-0/+71
| | | | | LVDS interface can support both timing modes 1R1T/2R2T The API sets the required bit in catalina registers.
* lmx2592: correct bit 15 of register 39Mark Meserve2018-06-141-1/+1
|
* LMX2592: Fix PFD calculationDerek Kozel2018-06-121-1/+1
|
* cmake: Add ENABLE_N300 targetMartin Braun2018-06-114-21/+28
| | | | | | | | | | Driver support for N310/N300 was previously implied by ENABLE_MPMD, which had two issues: 1) It was not clear that ENABLE_MPMD was actually enabling the N3x0 2) It did not allow to enable mpmd support without N3x0 support This resolves these issues.
* rfnoc: Warn when a block key is not found in the registryMartin Braun2018-06-081-4/+7
| | | | | | | Before, a block description file could specify a block controlley key which was not mapped to a registered block controller, and it would fall back to the default. While that behaviour is desired, it was lacking a warning when it made that decision.
* Time_spec: Add OperatorsVidush2018-06-071-0/+27
|
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-30 22:31:39 +0000