| Commit message (Collapse) | Author | Age | Files | Lines |
| |
|
|
|
|
|
|
| |
- Added delay for VTUNE calibration as per ADF5355 and ADF5356 data sheets
- Increased SPI clock to 10 MHz
- Removed write to register 10 during tuning of ADF5356 to match ADF5355 code and reduce tune time
|
|
|
|
|
|
|
| |
- Reordered initialization
- Fixed issue where LO2 initialization data was being written to LO1
- Moved SPI config to be a member variable so it is not constantly re-created
- Changed SPI clock divider from hard-coded value to a calculation based on CODEC rate
|
|
|
|
| |
- Sometimes, SW1 was not updated when a switch to lowband occurred.
|
|
|
|
|
| |
CE is display in decimal format and Port number will be
displayed in Hex, as it represents Block Port on the crossbar
|
|
|
|
|
|
|
| |
- Adds "all" LO properties.
- Adds handling of "all" value in all LO functions.
- Re-adds value_error exceptions for illegal settings of LO2, which previously
caused issues when the "all" LO was used from multi_usrp.
|
|
|
|
| |
Whitespace changes only.
|
| |
|
|
|
|
| |
Exposing getters, setters, and options for multi_usrp sync source.
|
|
|
|
|
|
|
| |
Fixes compiler errors on newer Boost. boost::posix_time::microseconds()
requires a int64_t.
Signed-off-by: Andreas Müller <schnitzeltony@gmail.com>
|
|
|
|
|
| |
The HALT feature allows a command that takes a long time to run to be
stopped while it is in progress.
|
|
|
|
| |
Consolidate two constants for default replay packet size down to one.
|
| |
|
|
|
|
|
| |
Recent clocking changes set the minimum master clock rate to 187.5MHz,
instead of the actual 184.32MHz. This change corrects that.
|
| |
|
| |
|
| |
|
|
|
|
|
|
|
|
| |
Add a new clocking mode to automatically configure arbitrary master
clock rates.
Co-authored-by: Brent Stapleton <brent.stapleton@ettus.com>
Co-authored-by: Martin Braun <martin.braun@ettus.com>
|
|
|
|
|
|
| |
The Python API bindings for the tune_result_t structure was not
complete. This caused problems when trying to use it, as when tuning
the TwinRX daughtercard.
|
|
|
|
|
|
|
| |
Add support for device_addr_t to the Python API. Most functions are
exposed normally. The main exception is the constructor from a map of
strings, which is replaced by a factory function called
`make_device_addr`.
|
|
|
|
|
| |
Only release the GIL for the calls to send() and recv(), instead of the
entire wrapper functions.
|
|
|
|
|
|
| |
Expose optional timeouts on send, recv, and recv_async_msg. These
timeouts do not apply to the setup in the wrapper functions, only the
calls to the streamer functions.
|
|
|
|
| |
- This broke tx streaming via the multi_usrp API.
|
|
|
|
|
|
|
|
| |
UHD currently only uses a single ethernet link for tx data, even if the
device is initialized with dual 10GbE links. Using both links when a DMA
FIFO is present causes sequence errors due to DMA FIFO bandwidth
limitations. This maintains the current default behavior but allows
users to override it through a device arg "enable_tx_dual_eth".
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Also updates our coding style file.
Ancient CMake versions required upper-case commands. Later command
names became case-insensitive. Now the preferred style is lower-case.
Run the following shell code (with GNU compliant sed):
cmake --help-command-list | grep -v "cmake version" | while read c; do
echo 's/\b'"$(echo $c | tr '[:lower:]' '[:upper:]')"'\(\s*\)(/'"$c"'\1(/g'
done > convert.sed \
&& git ls-files -z -- bootstrap '*.cmake' '*.cmake.in' \
'*CMakeLists.txt' | xargs -0 gsed -i -f convert.sed && rm convert.sed
(Make sure the backslashes don't get mangled!)
|
|
|
|
|
|
|
| |
Reading motherboard sensor, sometimes, takes more than 2 seconds.
We don't have asynchronous RPC, increase this timeout will help
long sensor reading such as reading GPSD value when GPSD connection
is unreliable.
|
|
|
|
|
| |
This makes it easier to detect errors in derived classes that expect
getters in radio_ctrl_impl to also do error checking.
|
| |
|
|
|
|
|
| |
None of our FPGA images support a 120 MHz master clock rate, so the UHD
code should match that.
|
|
|
|
| |
- Improves performance for frequencies greater than 3.5 GHz
|
|
|
|
|
|
|
|
|
| |
- This is a combination of 5 commits.
- rh: add lo distribution board gpio expander
- rh: add lo distribution mpm functions
- rh: add code to conditionally initialize lo distribution
- rh: change empty i2c device from exception to assertion
- rh: add lo distribution board control
|
| |
|
|
|
|
|
|
| |
The SOVERSION will now match the ABI string, and the VERSION matches the
full UHD version. This will allow easier parallel installation of
multiple versions of UHD.
|
| |
|
|
|
|
|
|
| |
Currently Python interface of time_spec_t exposes only constructor with
'double' parameter. Other constructors are also important as they
provide higher precision. This change adds them to the Python API.
|
|
|
|
|
|
| |
Co-authored-by: Humberto Jimenez <humberto.jimenez@ni.com>
Co-authored-by: Alex Williams <alex.williams@ni.com>
Co-authored-by: Derek Kozel <derek.kozel@ni.com>
|
| |
|
|
|
|
| |
EEPROM
|
|
|
|
|
| |
- Limit initialization to ZPU communication if recover_mb_eeprom=1 is
set in device args.
|
|
|
|
|
| |
This will stop the exception throw during destructor of E310 where
new FPGA image(idle image) is load.
|
| |
|
|
|
|
|
| |
- If FRAC2 isn't exactly FRAC1 at certain frequencies, drifting spurs can
be seen in the spectrum
|
| |
|
|
|
|
|
| |
- This is the only read operation in the driver, so removing it simplifies the
driver's requirements significantly.
|
| |
|
|
|
|
| |
No functional or API changes.
|
|
|
|
|
|
|
|
|
|
| |
The sync_source API is an atomic setter for all sync-related settings.
If supported by the underlying USRP, it can be faster to call
set_sync_source() rather than sequentially calling set_clock_source()
and set_time_source().
If the underlying device does not support the sync_source API, it will
fall back to the set_clock_source() and set_time_source() APIs, making
this change backward-compatiple.
|
| |
|
|
|
|
|
|
|
| |
set_time_source() for N310 and N300 can take longer than the default RPC
client timeout of 2 seconds due to dboard initialization.
We need increase this timeout, by using the init timeout value which is
2 minutes.
|
|
|
|
|
|
|
|
| |
The DDC and DUC convert the requested rate to an integer before
selecting a decimated / interpolated rate. This causes the selection to
select a lower rate than requested in some corner cases. The effect is
more pronounced when the input rate of the DDC or the output rate of the
DUC is very small.
|