| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
|
| |
During MPMd find routine, added a check when connecting to a CHDR
interface to make sure we're talking to the correct device.
Without this check MPMd would sometimes incorrectly mark a device as
reachable because they shared an addr (ie. 192.168.10.2 existed on
multiple devices).
|
|
|
|
|
|
|
|
| |
With this fix, uhd_find_devices --args type=b200, for example, will not
stall in this function.
Reviewed-by: Ashish Chaudhari <ashish.chaudhari@ettus.com>
Reviewed-by: Brent Stapleton <brent.stapleton@ettus.com>
|
|
|
|
|
|
| |
Reset the RX sequence number whenever an RX streamer is created.
Reviewed-by: Martin Braun <martin.braun@ettus.com>
|
|
|
|
|
|
| |
- Remove boost::bind
- Remove boost::assign::list_of
- No functional changes
|
|
|
|
|
|
|
|
| |
- A call to multi_usrp::set_master_clock_rate() on the X3x0 will now
properly coerce the value, and show a warning when it had to coerce.
It will not throw an exception.
- Did a minirefactoring of the tick_rate property setup and removed two
more boost::binds.
|
|
|
|
| |
Reviewed-by: Derek Kozek <derek.kozel@ettus.com>
|
|
|
|
|
|
|
|
|
|
|
| |
This partially reverts b29e80cc. That commit fixed a bug with numerical
overflows, but also removed the ability to tune using the DAC,
effectively reducing the DSP tuning range.
This commit allows to tune within +/- 200 MHz using a combination of
both the DAC and the DSP tuning in the FPGA.
Reviewed-by: Derek Kozek <derek.kozel@ettus.com>
|
| |
|
| |
|
|
|
|
|
|
|
|
|
|
| |
When doing a NUM_SAMPS_AND_DONE stream command, there is a limit to the
number of samples that can be requested (as of now, there's 28 bits for
this counter). When the number was exceeded, the previous error message
was not helpful.
Note that the DDC block will multiply the number of requested samples by
the decimation rate. This means the number of samples requested from the
radio is higher than the number of samples requested by the application.
|
|
|
|
| |
- Bump compat number for DDC/DUC to 2.0
|
|
|
|
|
| |
Note: This tool is not considered done, complete, unchangeable, or
anything other than experimental.
|
|
|
|
|
|
|
|
|
|
| |
- ctrl_iface is now longer a wb_iface. All it can do now is send command
packets, and receive responses to those.
- ctrl_iface does not store command time or tick rate
- wb_iface_adapter is no longer a set of functors, but a wrapper around
ctrl_iface. Command times are stored once, in the block.
- DMA FIFO and radio block controllers have an easier time getting
access to a timed_wb_iface
|
|
|
|
| |
Before, we were calling peeks with the number of the readback register.
|
|
|
|
|
| |
set_gpio_attr did not return after completion. This leads to wrong error
reporting.
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
To avoid the proliferation of additional include directories and
multiple ways of including project-local headers, we now default to
moving all headers that are used across UHD into the uhdlib/
subdirectory.
Some #include statements were also reordered as they were modified for
closer compliance with the coding guidelines.
Internal cpp source files should now include files like this:
#include <uhdlib/rfnoc/ctrl_iface.hpp>
Reviewed-by: Ashish Chaudhari <ashish.chaudhari@ettus.com>
|
|
|
|
|
|
|
| |
This change will allow legacy compat connect any in/out ports
radios/ddcs/ducs/dmafifo block connect together in a legacy graph:
[HOST]=>DFIFO/SFIFO=>DUC=>RADIO=>DDC=>[HOST]
|
| |
|
|
|
|
|
| |
- Reading line by line avoids loading the entire 25 MB bitstream into memory
since the MD5 hash usually occurs within the first 1% of the file stream
|
|
|
|
| |
Some log statements were incorrectly using multi-line log statements.
|
|
|
|
|
|
|
| |
uhd::get_system_time() is an abstracted way of reading back a time, and
is not UHD-specific. As such, there's no reason to keep it in the public
part of the API where we're contractually obligated not to touch it.
Instead, moving it to the internal API space.
|
|
|
|
|
|
|
| |
atomic.hpp defines a spin lock and a lockfree mutex. There is no reason
to have standard constructs in the public API, where we're contractually
obligated to not touch them. Thus, moving them into the internal API
space.
|
|
|
|
| |
- changes static max gain value from 95 to 93 to match new gain tables
|
|
|
|
|
|
|
| |
The FPGA and MPM version as well as the description of the device
("N300-Series Device") and its name (its the hostname) are now properly
reported coming from MPM, properly saved in the prop tree, and
uhd_usrp_probe can nicely display them this way.
|
|
|
|
| |
Reviewed-by: Trung Tran <trung.tran@ettus.com>
|
|
|
|
| |
Fixes some compiler warnings.
|
|
|
|
|
| |
- Fix for regression that was introduced after the bus_clk freq change
- Firmware compat number bumped to 6.0 (was 5.2)
|
| |
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
1/ multi_usrp.hpp; multi_usrp.cpp: added new functions
- set_gpio_attr() that allow user to set certain attribute by string
value.
- get_gpio_string_attr() return string type value of certain attribute.
2/ gpio_defs.hpp; gpio_atr_3000.cpp : added new definition of SRC attribute.
This commit enable user to use multi_usrp api to set_gpio_attr using string
value. This is helpful; because the attribute can represent more than two state
as of old API. This enable user to set SRC (source) that drive each GPIO bank's
pin. Source can be either processing unit(PS) or radio frontend logic from FPGA
logic.
|
| |
|
|
|
|
|
|
| |
- Moved bus_clk <=> ce_clk crossing to axi_wrapper in FPGA
which resulted in a noc_shell compat bump
- Change x300 bus_clk frequency to 187.5 MHz
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
This defines and reads configuration files that can be used to customize
UHD's behaviour. On Unix systems, they default to:
/etc/uhd/uhd.conf
$APPDATA/.uhd/uhd.conf
On Windows systems, it will look in:
%ProgramData%/uhd/uhd.conf
%AppData%/.uhd/uhd.conf
|
| |
|
| |
|
| |
|
|
|
|
|
|
|
|
|
|
|
| |
Added default FPGA image path, similar to how we do it in X300.
We determine the path to the fpga image path by checking the following:
1. --fpga-path provided by the user and that file exists
2. FPGA type (`fgpa`) provided in the args
3. Checking the fpga type of the currently loaded image on the
device (pulled through `MPM.get_component_info`)
4. Otherwise, error out
|
|
|
|
|
|
| |
Adding a publisher for updateable components listed in the property
tree. This calls MPM.get_component_info for the desired component, and
returns a dictionary containing that metadata.
|
|
|
|
| |
Adding doxygen comment for _update_component in mpmd.
|
|
|
|
|
|
|
| |
All copyright is now attributed to "Ettus Research, a National
Instruments company".
SPDX headers were also updated to latest version 3.0.
|
| |
|
|
|
|
| |
Replace with lambdas.
|
|
|
|
| |
- New file: uhdlib/utils/math.hpp
|
|
|
|
|
| |
- Applied changes to DUC and DDC blocks
- Fixed minor formatting
|
| |
|
|
|
|
|
|
| |
Without turning on tx power amplifer when being idle, the TX settling time is
100ms. Turning these power amplifiers on "all time" results in tx settling time
around 140us.
|
| |
|
|
|
|
|
|
| |
- Initialization of device_addr_t from another using auto doesn't work
across compilers
- Moved MPMD_DISC_RESPONSE_PREAMBLE to mpmd_find where it belongs
|