aboutsummaryrefslogtreecommitdiffstats
path: root/host/lib
Commit message (Collapse)AuthorAgeFilesLines
* Merge branch 'maint'Martin Braun2015-01-143-1/+12
|\
| * b200: Added lo_locked sensorMartin Braun2015-01-143-1/+12
| |
* | Merge branch 'maint'Martin Braun2015-01-141-13/+60
|\|
| * convert: Removed default-all-lines 12-bit packerMartin Braun2015-01-141-21/+6
| |
| * convert: Limit sc12 converter buffer overwriteTom Tsou2015-01-141-12/+74
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This patch addresses issue #648 "B200: TX with SC12 format and MIMO". The observed MIMO header corruption was caused by overwriting the end of the packed 12-bit sample output buffer. The overwrite was due to the converter call always writing out 4 complex samples even if less than 4 samples were available. The extra samples would corrupt data with zero padding. Avoid the overwrite condition by only writing the minimum number of 32-bit lines necessary rather than the entire 12 byte struct. Samples 32-bit lines 1 1 2 2 3 3 4 3 Signed-off-by: Tom Tsou <tom@tsou.cc>
* | Added support for MinGW cross-compileNicholas Corgan2015-01-132-3/+3
| | | | | | | | | | | | * Added CMake toolchain file, compatible with different versions * No dependency on MinGW runtime, all statically linked * Misc coding tweaks to allow MinGW to compile
* | Merge branch 'maint'Martin Braun2015-01-139-5/+65
|\|
| * e300: rssi sensor network supportJulian Arnold2015-01-124-2/+22
| |
| * b200: rssi sensorJulian Arnold2015-01-121-1/+3
| |
| * ad9361: rssi readoutJulian Arnold2015-01-124-2/+40
| |
* | Merge branch 'maint'Martin Braun2015-01-123-22/+20
|\|
| * x300: Fix for BUG #655: X300: Device Time Not Getting Set from GPSDOmichael-west2015-01-121-8/+6
| | | | | | | | - Moved setting of tick rate before setting of PPS time
| * uhd: Fix for BUG #650: multi_usrp::get_usrp_tx/rx_info returning incorrect ↵michael-west2015-01-121-6/+6
| | | | | | | | dboard info for second mboard
| * convert: Fix sc12 unpack shiftingTom Tsou2015-01-121-8/+8
| | | | | | | | | | | | | | | | | | | | | | | | Resolve issue #666 "B200: Rx signal distortion when using SC12". During 12-bit unpacking, OTW samples are shifted into the high order bits of the 16-bit intermediate values. The remaining 4-bits are not zeroed and contain bits from adjacent samples. Consequently, signal distortion becomes noticable with spurs and other random signal garbage when operating at low signal levels. Signed-off-by: Tom Tsou <tom@tsou.cc>
* | Merge branch 'maint'Martin Braun2015-01-081-2/+2
|\|
| * e100: fixed typo in fpga_downloaderNicholas Corgan2015-01-071-2/+2
| |
* | revert unnecessary change to the SR_LEDSBrooks Prumo2015-01-051-1/+1
| |
* | x300: support new 120 MHz bandwidth versions of the NI-branded X310sBrooks2014-12-223-85/+103
| |
* | Adding support for NI VID + PIDs for USRP B2xx devices.Ben Hilburn2014-12-183-19/+76
| |
* | Merge branch 'maint'Martin Braun2014-12-164-4/+4
|\|
| * e300,x300: Bumped FPGA compat numberAshish Chaudhari2014-12-162-2/+2
| | | | | | | | | | - X300: FPGA compat 9 - E300: FPGA compat 5
| * e300,x300: Moved LED register space as not to overlap w/ GPIOsAshish Chaudhari2014-12-162-2/+2
| |
* | Merge branch 'maint'Martin Braun2014-12-153-5/+6
|\| | | | | | | | | Conflicts: host/examples/rx_samples_to_file.cpp
| * nirio: Address linking issues on OSXMartin Braun2014-12-151-3/+4
| |
| * b200: Fix for PLL setting not being applied intermittentlyAshish Chaudhari2014-12-102-2/+2
| | | | | | | | - Made the methods in adf4001_ctrl virtual
* | Merge branch 'maint'Martin Braun2014-12-081-3/+4
|\|
| * b200: select valid 10 MHz ref (update GPIO) *before* updating ADF4001 ↵Balint Seeber2014-12-081-3/+4
| | | | | | | | external ref selection
* | x300: Fixed minor issues in X300 clk codeAshish Chaudhari2014-12-051-2/+2
| | | | | | | | | | - Bugfix for #638 - get_ref_locked will check lock status one last time before giving up
* | x300: Made use of new CHDR packing routinesMartin Braun2014-12-031-43/+9
| |
* | transport: Made CHDR-related routines separate from VRTMartin Braun2014-12-032-0/+183
| | | | | | | | | | | | Our VRT routines have the option to switch, on the fly, between VRLP and CHDR. This adds new CHDR-specific (un-)packers, which can only work with CHDR.
* | Merge branch 'maint'Martin Braun2014-12-021-1/+10
|\|
| * x300: Fixed FC window issue (was off by one)Martin Braun2014-12-021-1/+10
| |
* | multi_usrp: Handle auto_tick_rate properlyMartin Braun2014-11-211-0/+3
| |
* | uhd: replaced the `images_error` with a generic utility errorBen Hilburn2014-11-2114-97/+70
| | | | | | | | | | | | - Deleted images.*, moved functionality to paths.* - Applies for all devices that check FPGA or FW compat numbers - Adds generic utility search tool
* | Merge branch 'maint'Martin Braun2014-11-213-5/+19
|\| | | | | | | | | Conflicts: host/lib/usrp/b200/b200_impl.hpp
| * b200: serialized access to get_rx/tx_streamJulian Arnold2014-11-212-0/+6
| |
| * x300: Clarified FPGA compat error messageMartin Braun2014-11-211-5/+10
| |
| * x300: Cleaned up DAC ctrl and clock init logicAshish Chaudhari2014-11-066-201/+318
| | | | | | | | | | | | | | | | | | | | | | - DAC: Squashed configuration into 2 main operations: reset and reset_and_resync - DAC: Put in sleep mode during configuration - DAC: Synchronize only if streaming to more than one DAC - DAC: Use falling edge sync mode - DAC: Fixed power up/down settings - DAC: Frontend sync failure is fatal - Clocks: Refactored clock source change logic - Clocks: Cleaned up init and lock-check sequence
| * x300: Fixed typo in io_implMartin Braun2014-11-041-1/+1
| |
* | b200: Make the master clock rate auto-configurableMartin Braun2014-11-203-36/+210
| | | | | | | | | | | | | | | | | | | | When no master_clock_rate is defined, the B200 driver will now select a suitable clock rate automatically based on the selected sampling rate. The selected tick rate is a multiple of the LCM of tx and rx rates. Auto-setting is done every time a streamer is generated or the sampling rate is configured.
* | x300: Cleaned up DAC ctrl and clock init logicAshish Chaudhari2014-11-136-201/+318
| | | | | | | | | | | | | | | | | | | | | | - DAC: Squashed configuration into 2 main operations: reset and reset_and_resync - DAC: Put in sleep mode during configuration - DAC: Synchronize only if streaming to more than one DAC - DAC: Use falling edge sync mode - DAC: Fixed power up/down settings - DAC: Frontend sync failure is fatal - Clocks: Refactored clock source change logic - Clocks: Cleaned up init and lock-check sequence
* | x300: Fixed typo in io_implMartin Braun2014-11-131-1/+1
| |
* | Merge branch 'maint'Martin Braun2014-10-301-1/+3
|\|
| * UHD Tune: Clipping RF LO freq to FE's range in MANUAL tune.Ben Hilburn2014-10-291-1/+3
| |
* | uhd: Added sid_tMartin Braun2014-10-282-0/+154
|/ | | | | | | This is a data type to represent SIDs (stream IDs). It includes setters and getters for all components of the SID, converters to and from string and uint32 as well as C++ streams.
* MISO and SIMO configurations no longer allowedJulian Arnold2014-10-211-0/+5
|
* bugfix: UHD does not build in msvc when USB feature is disabledAshish Chaudhari2014-10-141-0/+4
|
* nirio: Made new nirio iface code compile with GCCAshish Chaudhari2014-10-103-14/+13
| | | | - Addressed GCC specific errors and warnings
* x300,nirio: Added support for NI-RIO 14.0Ashish Chaudhari2014-10-1014-344/+1280
| | | | | | | | | - Split niriok_proxy interfaces to support NI-RIO <=13.0 and >=14.0 kernel interfaces - Fixed multi-session race conditions by synchronizing niriok_proxy access - Fixed bug switching from NI LV-FPGA access to UHD access by changing how devices are hashed into a reservation table - Fixed calculation of FRAC values for CBX and SBX LO tuning by rounding instead of truncating - Fixed bug that was not setting two MSBs for band select configuration of CBX LO - Submitting on behalf of Patrick Sisterhen, Matthew Crymble
* x300: Reduced the TX buffer from 576K to 520KAshish Chaudhari2014-10-092-2/+2
| | | | | - Trading performance for stability. This helps meet timing at the cost of a shorter processing time window between sends. - Bumped FPGA compat number to 8
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-24 21:27:28 +0000