| Commit message (Collapse) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| * | Initial commit E300 support. | Martin Braun | 2014-10-07 | 34 | -0/+7080 | |
| | | ||||||
| * | b200: Bumped FX3 firmware compat number to 7. | Ashish Chaudhari | 2014-10-01 | 1 | -1/+1 | |
| | | ||||||
| * | Merge branch 'maint' | Martin Braun | 2014-09-25 | 8 | -55/+177 | |
| |\ | ||||||
| | * | x300: Reverted back to no analog delay for DAC ref clocks | michael-west | 2014-09-25 | 1 | -5/+0 | |
| | | | ||||||
| | * | x300: added reset and resync of ADCs and DACs when changing reference clock | michael-west | 2014-09-25 | 6 | -54/+166 | |
| | | | ||||||
| | * | B200: added support for reading the exact product name from EEPROM for B200 ↵ | Neel Pandeya | 2014-09-25 | 1 | -0/+15 | |
| | | | | | | | | | and B210 | |||||
| * | | Merge branch 'maint' | Martin Braun | 2014-09-24 | 3 | -9/+2 | |
| |\| | ||||||
| | * | x300: Added output sync for DAC reference clocks | Martin Braun | 2014-09-24 | 1 | -0/+1 | |
| | | | ||||||
| | * | uhd: Fixed logging bug (#476) -- UHD logging has unexplained effect on ↵ | michael-west | 2014-09-24 | 1 | -8/+0 | |
| | | | | | | | | | | | | | | | packet loss. - Removed logging from radio_ctrl_core_3000 - Changed logging facility to prevent type conversion when message is not logged | |||||
| | * | sbx: Fixed logging string (showed TX instead of RX) | Martin Braun | 2014-09-24 | 1 | -1/+1 | |
| | | | ||||||
| * | | Merge branch 'maint' | Martin Braun | 2014-09-23 | 4 | -9/+6 | |
| |\| | ||||||
| | * | usrp: don't print duplicate GPSDO detection messages | Nicholas Corgan | 2014-09-23 | 3 | -6/+1 | |
| | | | ||||||
| | * | cbx: Fixed LO FRAC truncation | Martin Braun | 2014-09-23 | 1 | -4/+6 | |
| | | | ||||||
| * | | b200: Set sensible defaults for freq, gain and rate at startup | Martin Braun | 2014-09-02 | 2 | -5/+19 | |
| | | | ||||||
| * | | ad9361: Made recommended rate a constant | Martin Braun | 2014-09-02 | 3 | -3/+4 | |
| | | | ||||||
| * | | Give user the option to ignore daughterboard's calibration file at runtime | Nicholas Corgan | 2014-09-02 | 8 | -11/+35 | |
| | | | | | | | | | | | * Add "ignore-cal-file" to the uhd::device_addr_t arguments * Added documentation for new feature | |||||
| * | | Added missing pure virtual destructors to base classes | Nicholas Corgan | 2014-09-01 | 62 | -62/+269 | |
| | | | ||||||
| * | | Merge branch 'maint' | Martin Braun | 2014-09-01 | 1 | -1/+1 | |
| |\| | ||||||
| | * | x300_dboard_iface: added UHD_UNUSED() macro to unused parameters in ↵ | Nicholas Corgan | 2014-08-29 | 1 | -1/+1 | |
| | | | | | | | | | | | | | set_clock_enabled() * Removes GCC warning about unused parameters | |||||
| * | | uhd: Changed line endings from Windows -> UNIX | Ashish Chaudhari | 2014-08-21 | 2 | -2039/+2039 | |
| | | | ||||||
| * | | ad9361: Output PLL lock status on ctrl output pins. | Ashish Chaudhari | 2014-08-21 | 1 | -1/+1 | |
| | | | ||||||
| * | | b100: More RX buffers | Martin Braun | 2014-08-21 | 1 | -1/+2 | |
| | | | | | | | | | | | Increases number of recv frames where recv_frame_size is min'd with 2K (B100_MAX_PKT_BYTE_LIMIT), therefore increasing buffer slack. | |||||
| * | | Merge branch 'master' into ashish/cat_refactor_phase2 | Ashish Chaudhari | 2014-08-20 | 6 | -57/+43 | |
| |\ \ | ||||||
| | * | | Merge branch 'maint' | Martin Braun | 2014-08-18 | 6 | -57/+43 | |
| | |\| | ||||||
| | | * | Bumping FPGA compat to 7. | michael-west | 2014-08-18 | 1 | -1/+1 | |
| | | | | ||||||
| | | * | Changed analog delay on DAC reference and radio clocks from 1075ps to 900ps | michael-west | 2014-08-18 | 1 | -4/+4 | |
| | | | | ||||||
| | | * | - Fixes for channel alignment | michael-west | 2014-08-18 | 5 | -56/+42 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | - Added analog delay for radio clock - Added analog delay for DAC reference clocks - Removed resetting of clock control - Removed setting of reference clock and PPS to external sources during initialization - Fixes for set_time_unknown_pps - Removed wait for PPS edge after setting time from GPSDO - Changed set_time_unknonw_pps to time out based on system time rather than device VITA time | |||||
| * | | | ad9361: Fixed MSVC build issues | Ashish Chaudhari | 2014-08-13 | 2 | -2034/+2039 | |
| | | | | ||||||
| * | | | ad9361: Fixed debug messages with UHD_LOGs | Ashish Chaudhari | 2014-08-13 | 1 | -19/+15 | |
| | | | | ||||||
| * | | | ad9361: Fixed TX direction bug in ad9361_ctrl | Ashish Chaudhari | 2014-08-13 | 1 | -1/+1 | |
| | | | | ||||||
| * | | | ad9361: Added synchronization to IO and device classes | Ashish Chaudhari | 2014-08-13 | 3 | -20/+36 | |
| | | | | ||||||
| * | | | ad9361: Cleaned up constants and macros | Ashish Chaudhari | 2014-08-13 | 4 | -84/+67 | |
| | | | | ||||||
| * | | | ad9361: Cleaned up errors and debug messages | Ashish Chaudhari | 2014-08-12 | 1 | -45/+46 | |
| | | | | ||||||
| * | | | ad9361: Converted stdint types to boost types | Ashish Chaudhari | 2014-08-12 | 7 | -136/+133 | |
| | | | | ||||||
| * | | | ad9361: Renamed ad9361_impl.c to ad9361_device.cpp | Ashish Chaudhari | 2014-08-12 | 2 | -6/+1 | |
| | | | | ||||||
| * | | | b200, ad9361: Cleanup up AD9361 driver | Ashish Chaudhari | 2014-08-12 | 13 | -1553/+1122 | |
| | | | | | | | | | | | | | | | | - Removed transaction interface - Made the driver a C++ class | |||||
| * | | | b200: Removed all AD9361 related firmware | Ashish Chaudhari | 2014-08-12 | 3 | -85/+1 | |
| |/ / | | | | | | | | | | | | | - FX3 does not respond to AD9361 firmware transaction VREQs - FX3 does not respond to AD9361 SPI transaction VREQs - Deleted all AD9361 firmware files - Bumped FW compat to 6 | |||||
| * | | Merge branch 'master' into ashish/cat_refactor_master | Ashish Chaudhari | 2014-08-05 | 4 | -11/+35 | |
| |\ \ | ||||||
| | * | | Merge branch 'maint' | Martin Braun | 2014-07-31 | 4 | -11/+35 | |
| | |\| | | | | | | | | | | | | | Conflicts: host/utils/usrp_burn_mb_eeprom.cpp | |||||
| | | * | Merge branch 'maint' into uhd/bug492 | michael-west | 2014-07-30 | 7 | -49/+167 | |
| | | |\ | | | | | | | | | | | | | | | | | Conflicts: host/lib/usrp/b200/b200_impl.cpp | |||||
| | | | * | tx fe corrections: fixing mixed tabs / spaces, other horrible whitespace cruft | Ben Hilburn | 2014-07-25 | 2 | -14/+11 | |
| | | | | | ||||||
| | | | * | Merge 'maint' into x300/bug513 | Ben Hilburn | 2014-07-25 | 2 | -3/+4 | |
| | | | |\ | ||||||
| | | | * | | X300: Added UHD support for TX FE | Ian Buckley | 2014-07-18 | 2 | -1/+14 | |
| | | | | | | ||||||
| | | * | | | Fix for BUG #492: UHD: set_time_unknown_pps() fails with GPSDO installed | michael-west | 2014-06-25 | 3 | -3/+17 | |
| | | | | | | | | | | | | | | | | | | | | | - Added polling for PPS time change after setting time from GPSDO. | |||||
| * | | | | | b200: Added variable rate SPI core for AD9361 and ADF4001 | Ashish Chaudhari | 2014-08-01 | 8 | -8/+159 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | - Added b200_local_spi core that adjusts the divider when talking to the two chips - AD9361 rate is 1MHz and ADF4001 rate is 10kHz | |||||
| * | | | | | b200: Moved AD9361 driver to host | Ashish Chaudhari | 2014-08-01 | 18 | -131/+2872 | |
| |/ / / / | | | | | | | | | | | | | | | | | | | | | | | | | - Switched to FPGA SPI engine - Moved firmware AD9361 driver to UHD - Bumped FW compat to 5, FPGA compat to 4 - Known Issue: AD9361 SPI rate is too slow | |||||
| * | | / | OctoClock firmware upgrade, added host driver | Nicholas Corgan | 2014-07-23 | 7 | -11/+17 | |
| | |_|/ |/| | | | | | | | | | | | | | | | | | | | | | | | | | | * OctoClock can communicate with UHD over Ethernet * Can read NMEA strings from GPSDO and send to host * Added multi_usrp_clock class for clock devices * uhd::device can now filter to return only USRP devices or clock devices * New OctoClock bootloader can accept firmware download over Ethernet * Added octoclock_burn_eeprom,octoclock_firmware_burner utilities * Added test_clock_synch example to show clock API | |||||
| * | | | Commented out warning if X300 reference clock fails to lock within 1 second ↵ | michael-west | 2014-07-22 | 1 | -2/+3 | |
| | | | | | | | | | | | | | during initialization. Sometimes it takes longer and that is OK. | |||||
| * | | | Fix for BUG #517: B200: Regression of power level on RX | michael-west | 2014-07-22 | 1 | -1/+1 | |
| | |/ |/| | | | | | - Fixed scalar for RX DSP core | |||||
| * | | Updated copyright year. | michael-west | 2014-07-17 | 1 | -1/+1 | |
| | | | ||||||
 |
index : uhd | |
| Ettus' UHD Repository |
| aboutsummaryrefslogtreecommitdiffstats |