| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
|
|
|
| |
All device-specific CMake components are now registered in one place,
before the host/lib/ subdirs are sourced. This way, there are no
cyclic dependencies.
This solves the issue where ENABLE_X300=Off could disable USB, but
preserves the fix where ENABLE_X300=Off would still build some X300
codes.
|
| |
|
| |
|
| |
|
|
|
|
|
|
| |
- Masking with ATR Disabled deferred to flush
- Some dboards like to switch between GPIO and ATR mode
and still expect state to be maintained
|
| |
|
|\ |
|
| |
| |
| |
| | |
Signed-off-by: Moritz Fischer <moritz.fischer@ettus.com>
|
| | |
|
| |
| |
| |
| | |
- Add delay after putting CODEC in loopback mode
|
| |
| |
| |
| |
| |
| |
| | |
- b200: compat 11
- b200mini: compat 2
- e300: compat 11
- x300: compat 15
|
| | |
|
| |
| |
| |
| | |
Removes all DCM reset codes.
|
| |
| |
| |
| |
| |
| | |
Compensate for headroom required to rotate a signal in
the CORDIC. Fixes some CORDIC-related clipping issues,
that reduced ENOB to 15 or 14.5 bits.
|
| |
| |
| |
| | |
flush to print cleanly.
|
| | |
|
| |
| |
| |
| |
| |
| |
| | |
- b200: compat 12
- b200mini: compat 3
- e300: compat 12
- x300: compat 17
|
|\ \
| | |
| | |
| | |
| | |
| | | |
Conflicts:
host/lib/usrp/cores/CMakeLists.txt
host/lib/usrp/x300/x300_impl.hpp
|
| |\ \ |
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
- gpio_atr_3000 will not blindly use the mask when writing
the ATR and GPIO OUT values. The mask will be ANDed with
the value in the ATR Disable register
|
| | | | |
|
| | | |
| | | |
| | | |
| | | |
| | | | |
- Removed implicit type converstions in ATR address passing
- Changed magic numbers to named constants
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
- Refactored GPIO ATR definitions
- Added new 3000 core with a more efficient API
- Added a separate db_gpio_atr core to control the ATR bus
- Ported b2xx, e3xx and x3xx to the new core
- Minor cleanup
|
|\ \ \ \
| | |/ /
| |/| | |
|
| | | |
| | | |
| | | |
| | | | |
- Also checks for invalid int_n_step values.
|
| |/ /
| | |
| | |
| | |
| | |
| | | |
Lowest master clock rate is now 220 kHz. At low clock rates,
the convergence time for the DC offset and quadrature calibration
times is much larger, though.
|
| | | |
|
| | | |
|
| | |
| | |
| | |
| | | |
- New and improved DRAM DMA FIFO
|
| | | |
|
| | |
| | |
| | |
| | |
| | | |
- Added HG vs HGS detection logic
- Added DMA FIFO configuration code
|
| | |
| | |
| | |
| | | |
- Can access all registers in axi_dma_fifo.v
|
|/ /
| |
| |
| |
| |
| | |
- tx_vita_core_3000 can now monitor for flow-control immediately
before the radio or immediately before the radio external FIFO
- B200 does not have an external FIFO so it will use the default config
|
| |
| |
| |
| |
| |
| |
| | |
- b200: compat 11
- b200mini: compat 2
- e300: compat 11
- x300: compat 15
|
| | |
|
| |
| |
| |
| | |
Removes all DCM reset codes.
|
| |
| |
| |
| |
| |
| | |
Compensate for headroom required to rotate a signal in
the CORDIC. Fixes some CORDIC-related clipping issues,
that reduced ENOB to 15 or 14.5 bits.
|
|/
|
|
| |
flush to print cleanly.
|
| |
|
| |
|
|
|
|
|
|
| |
* Unreferenced exceptions in try-catch statements
* Incorrect function documentation
* Unlabelled unused variables
|
|
|
|
| |
user to see, with brevity.
|
| |
|
|
|
|
| |
- It's status is thrown away anyway
|
| |
|
| |
|
| |
|
|
|
|
|
|
| |
- b200: compat 10
- e300: compat 10
- x300: compat 14
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Patch addresses issue:
#742 "tx_waveforms seems to produce unexpectedly large image"
Tx Quad Cal performance is temporally dependent with better results
when run after the AD9361 is configured for transmission than at
initialization. This gets is roughly 5-10 dB of additional quadrature
image suppression.
Even better performance can be reached when Tx Quad Cal is run
after streaming and the AD9361 is actively transmitting. Calibration
in this state, however, requires user intervention by retuning the
transmit chain by > 100 MHz. Total IQ suppression should be in the
range of 40-50+ dBFS dependent on operating frequency.
Signed-off-by: Tom Tsou <tom.tsou@ettus.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Patch addresses issue:
#872 "B200: Tx and Rx calibration share same frequency state"
ADI specifies recalibration for certain paths when the LO shifts by
more than 100 MHz. Tx and Rx maintain independent LO frequencies so
use separate values for determining whether to perform re-calibration
at tuning intervals.
Also, maintain last calibration frequencies from initialization and
clock rate changes. Doing so prevents a re-calibration if the first
requested Tx or Rx frequency is close to the default values of
850 and 800 MHz respectively.
Signed-off-by: Tom Tsou <tom.tsou@ettus.com>
|