summaryrefslogtreecommitdiffstats
path: root/host/lib/usrp
Commit message (Expand)AuthorAgeFilesLines
* e100: use the USRP_E_READ_CTL32 ioctl for async msg readJosh Blum2011-07-081-4/+4
* Update usrp_e kernel header file copies.Philip Balister2011-07-081-37/+5
* usrp: added software scale factor adjustmentJosh Blum2011-07-085-0/+22
* uhd: added subtree capability to property treeJosh Blum2011-07-086-59/+55
* usrp: fix error message typo in recv_packet_demuxerJosh Blum2011-07-061-1/+1
* usrp: enable/disable frontends when validating subdev specJosh Blum2011-07-061-0/+8
* usrp: added clipping to link max rate when setting sample rateJosh Blum2011-07-0411-12/+37
* usrp: handle frontend swapping if the first subdev is QI or QJosh Blum2011-07-048-18/+22
* uhd: added inline message testing to the messages exampleJosh Blum2011-07-031-2/+9
* usrp2: accept old db name 0 for backwards compatJosh Blum2011-07-033-6/+27
* usrp2: set the set_alignment_failure_threshold to match default socket buffer...Josh Blum2011-07-031-0/+4
* usrp2: restored fpga compat check, updated for major/minor schemeJosh Blum2011-07-031-0/+20
* usrp: removed register defs in regs.hpp that were covered by coresJosh Blum2011-07-023-368/+2
* usrp1: tweaks + implemented other features to mimic async and inline messagesJosh Blum2011-07-026-61/+164
* usrp: renamed ref_source to clock_source (terminology)Josh Blum2011-07-028-31/+31
* usrp: renamed sma source option to externalJosh Blum2011-07-015-20/+20
* usrp: created common code to demux an rx stream (b100, e100)Josh Blum2011-07-016-95/+151
* usrp: added validate_subdev_spec to all io_implsJosh Blum2011-07-018-18/+123
* usrp: moved fx2 stuff into common folderJosh Blum2011-07-017-11/+13
* usrp1: removed unused files from impl dirJosh Blum2011-07-017-1133/+0
* usrp1: implemented properties interface on usrp1Josh Blum2011-07-0111-402/+634
* e100: added false alarm count + sleep for gpio irq (since its shared)Josh Blum2011-06-281-2/+9
* e100: removed unused files from e100 build dirJosh Blum2011-06-286-1321/+0
* e100: moved e100 into property tree, probes ok...Josh Blum2011-06-2813-372/+838
* b100: figured it out, endianess was set wrongJosh Blum2011-06-301-2/+2
* usrp2: restored component registryJosh Blum2011-06-303-11/+17
* b100: made async callback safer, other tweaks (still issues)Josh Blum2011-06-304-19/+41
* b100: some tweaks (unresolved streaming issues ATM)Josh Blum2011-06-305-16/+28
* b100: removed old impl files, moved async processing to io implJosh Blum2011-06-2911-1294/+54
* b100: got b100 into the properties tree like usrp2Josh Blum2011-06-2919-390/+584
* usrp2: moved impl back into usrp subdirJosh Blum2011-06-2911-1446/+561
* uhd: misc tweaks and also msvc compileJosh Blum2011-06-291-3/+4
* usrp: deleted a bunch on obsoleted files in usrp directoryJosh Blum2011-06-2917-529/+0
* uhd: make sure things are initializedJosh Blum2011-06-292-9/+25
* uhd: properties tweaks and docsJosh Blum2011-06-291-5/+5
* usrp: filled in the to pp string methodJosh Blum2011-06-291-1/+48
* uhd: loopback working on usrp2Josh Blum2011-06-295-28/+132
* uhd: work getting multi-usrp workingJosh Blum2011-06-281-152/+157
* usrp: fixed core bases (miscalculation)Josh Blum2011-06-285-32/+33
* usrp: got probe working w/ the new property treeJosh Blum2011-06-283-12/+13
* uhd: re-work to make the properties easier to useJosh Blum2011-06-283-38/+35
* usrp2: restored discovery and most of io_implJosh Blum2011-06-273-3/+19
* usrp: populate a tree from a subdevJosh Blum2011-06-272-1/+119
* usrp2: setup many more control objects and xportsJosh Blum2011-06-274-5/+17
* usrp2: work on setting up controllersJosh Blum2011-06-279-9/+9
* usrp: filled in rx and tx frontend coresJosh Blum2011-06-265-10/+150
* usrp: created cores for the rx and tx dspJosh Blum2011-06-269-0/+462
* uhd: added core for time64Josh Blum2011-06-264-1/+194
* usrp: created core controllers for i2c and spi on 100 seriesJosh Blum2011-06-269-1/+388
* Merge branch 'master' into nextJosh Blum2011-06-257-115/+240
|\
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-18 00:44:27 +0000