aboutsummaryrefslogtreecommitdiffstats
path: root/host/lib/usrp
Commit message (Expand)AuthorAgeFilesLines
* uhd: C API wrapperNicholas Corgan2015-08-065-1/+1849
* image_loader: force user to specify deviceNicholas Corgan2015-08-053-39/+106
* b200: Change init sequence to catch bad USB statesBalint Seeber2015-08-032-8/+38
* b200: fixed initial loadingNicholas Corgan2015-07-311-3/+2
* x300: nirio: Fix compiler warningsMoritz Fischer2015-07-311-1/+1
* MSVC 2015 compatibilityNicholas Corgan2015-07-302-3/+3
* fixup! e300 + cmake merge conflict resolutionMartin Braun2015-07-291-2/+2
* gps: gpsd: Fix MSVC std::isnan() fail by using boost::math::isnan().Moritz Fischer2015-07-291-6/+7
* gps: gpsd: Provide GPGGA sensor for backwards compatibility.Moritz Fischer2015-07-291-1/+62
* gps: gpsd: Provide GPRMC sensor for backwards compatibility.Moritz Fischer2015-07-291-1/+64
* gps: gpsd: Adding gpsd_iface to interface with gpsd.Moritz Fischer2015-07-2914-1540/+319
* x300: Moved all tick set subscribers to same placeMartin Braun2015-07-291-10/+7
* cores: Moved subtree populate code to DSP cores (X3x0, E310)Martin Braun2015-07-298-89/+101
* cores: Moved subtree populate code to frontend coresMartin Braun2015-07-296-44/+62
* e300: Perif setup vs. prop tree separation refactoringMartin Braun2015-07-291-27/+44
* ad9361/b200/e300: Refactored AD936x + perifs managementMartin Braun2015-07-2911-270/+534
* e3xx: Make frame sizes configurable.Moritz Fischer2015-07-282-6/+20
* e300: Removed unused constant MAX_TICK_RATEMarcus Müller2015-07-271-1/+0
* x300: Updated FPGA->ADC Clock delays for all boardsAshish Chaudhari2015-07-241-2/+2
* b200: Change default tick rate to 16 MHzMartin Braun2015-07-241-1/+1
* x300: Removed radio_rst assertion codeAshish Chaudhari2015-07-233-3/+4
* Revert "x300: Changed ADC clock swing to 1.6V from 0.7V"Ashish Chaudhari2015-07-231-2/+2
* x300: Moved system-level ADC and DAC operationsAshish Chaudhari2015-07-233-386/+413
* x300: Increased the max image size for burnerAshish Chaudhari2015-07-231-1/+1
* x300: Updated CLK->DATA delay for ADCAshish Chaudhari2015-07-221-2/+2
* x300: Added a comprehensive radio reset sequenceAshish Chaudhari2015-07-224-32/+68
* x300: Minor: Optimized ADC/DAC resetsAshish Chaudhari2015-07-221-11/+11
* x300: Changed ADC clock swing to 1.6V from 0.7VAshish Chaudhari2015-07-221-2/+2
* ad9361: Updated copyright headersMartin Braun2015-07-216-6/+84
* Merge branch 'master' into x300/rev7_supportAshish Chaudhari2015-07-201-3/+3
|\
| * Merge branch 'maint'Martin Braun2015-07-201-3/+3
| |\
| | * e3xx: eeprom: Fix off by one error in serial number writing code.Moritz Fischer2015-07-161-1/+1
| | * e3xx: Make all e3xx motherboards show up as such.Moritz Fischer2015-07-161-2/+2
* | | x300: Addressed code review feedback for Rev7+ supportAshish Chaudhari2015-07-204-129/+137
* | | x300: Added extended ADC self-testAshish Chaudhari2015-07-192-9/+68
* | | x300: Made all X300 revision related errors fatalAshish Chaudhari2015-07-191-13/+20
* | | x300: Added HW rev compat number supportAshish Chaudhari2015-07-183-13/+40
* | | x300: Added new Rev7+ X3x0 MB product codesAshish Chaudhari2015-07-182-2/+54
|/ /
* | x300: Bumped max HW rev to 8Martin Braun2015-07-161-1/+1
* | Added uhd::image_loader class and uhd_image_loader utilityNicholas Corgan2015-07-1523-96/+1468
* | Merge branch 'maint'Martin Braun2015-07-141-1/+0
|\|
| * x300: Removed stray debug printMartin Braun2015-07-141-1/+0
* | Updated compat numbers for B2x0 and X3x0Martin Braun2015-07-142-2/+2
* | Merge branch 'maint'Martin Braun2015-07-146-25/+46
|\|
| * x300: Added max hw rev checkingMartin Braun2015-07-142-0/+11
| * e3xx: Fixup for idle image to follow naming convention.Moritz Fischer2015-07-141-2/+2
| * e3xx: Bump compat number from 6 -> 8.Moritz Fischer2015-07-141-1/+1
| * e3xx: Increase TX buffer size to PAGE_SIZE.Moritz Fischer2015-07-141-1/+1
| * e3xx: Load idle image on shutdown.Moritz Fischer2015-07-142-23/+33
| * b200: Bumped FPGA compat number to 8 for releaseAshish Chaudhari2015-07-141-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 21:22:17 +0000