aboutsummaryrefslogtreecommitdiffstats
path: root/host/lib/usrp
Commit message (Collapse)AuthorAgeFilesLines
* Merge branch 'master' into nextJosh Blum2012-03-231-3/+4
|\
| * Merge branch 'maint'Josh Blum2012-03-231-3/+4
| |\
| | * usrp: fix for rx_frontend_core_200 dc offsetJosh Blum2012-03-231-3/+4
| | | | | | | | | | | | | | | Mask off upper bits when setting a constant offset (I and Q regs). The sign bits (if negative) can flow off into the flags field.
* | | sbx: various fixes and tweaks for lockingJosh Blum2012-03-231-4/+3
| | |
* | | sbx: mods for PLL sync resetJosh Blum2012-03-231-3/+6
| | |
* | | sbx: no readback during tuning, cache lock detect status when readJosh Blum2012-03-234-12/+26
| | |
* | | fifo ctrl: code reorganization and integer wrap-around arithmeticJosh Blum2012-03-231-65/+90
| | |
* | | fifo ctrl: implement timed command feature detectionJosh Blum2012-03-232-2/+12
| | |
* | | fifo ctrl: use regular iface for U2_REG_MISC_CTRL_CLOCKJosh Blum2012-03-231-6/+7
| | |
* | | fifo ctrl: various tweaksJosh Blum2012-03-233-10/+9
| | |
* | | fifo ctrl: ~usrp2_fifo_ctrl acks, usrp2 DCM workaround, bootloader no blinkieJosh Blum2012-03-231-0/+8
| | |
* | | fifo ctrl: spi core work and host implementationJosh Blum2012-03-237-23/+88
| | |
* | | spi: work on fw support for simple spi coreJosh Blum2012-03-231-2/+2
| | |
* | | usrp2: permanent timeout increase for timed commandsJosh Blum2012-03-231-2/+6
| | |
* | | usrp2: implementation of timed commands workingJosh Blum2012-03-234-7/+49
| | |
* | | usrp2: integrated fifo ctrl into usrp2 modules, implemented window'd ackingJosh Blum2012-03-234-65/+76
| | |
* | | usrp2: added vrt pack/unpacker to fifo ctrlJosh Blum2012-03-231-33/+46
| | |
* | | usrp2: host and fw implementation for fifo controlJosh Blum2012-03-236-3/+173
|/ /
* / usrp2: work on alternative stream destinationJosh Blum2012-03-234-28/+116
|/
* usrp: fix typo for user setting regJosh Blum2012-03-211-1/+1
|
* Disabling the SBX mixer and baseband amp causes griefJason Abele2012-03-161-1/+1
| | | | | Some ADA4927 / AD5380 combinations do not appreciate being disabled, so lets not disable them
* B100: enable_gpif(0) disables FIFO output clock on FX2. this prevents the ↵Nick Foster2012-03-161-2/+2
| | | | "stuffing zeroes" problem and improves transport reliability.
* usrp: fix from "rev iq correction"Josh Blum2012-03-163-6/+6
| | | | Must zero out the default IQ correction to have zero effect by default.
* n2x0: adjustment for phase delay over mimo cableJosh Blum2012-03-141-1/+1
|
* uhd: rev iq correction numbers formatJosh Blum2012-03-143-47/+10
|
* usrp: fix wildcard set for time/clock sourceJosh Blum2012-03-121-2/+2
|
* uhd: added fullscale option stream argJosh Blum2012-03-112-0/+4
|
* Make DBSRX* set default bandwidth based on codec rateJason Abele2012-03-112-2/+7
|
* Fix RSSI measurementJason Abele2012-03-112-18/+4
| | | | | | Improve incorrect calculation in XCVR Remove RFX rssi sensor due to limited dynamic range giving strange results
* usrp1: fix for cordic init, cant do it that way on txJosh Blum2012-02-291-3/+0
|
* usrp2: device locking tweaksJosh Blum2012-02-291-9/+6
| | | | | | | 1) use bottom bit for force lock condition, that way we never check the time after proper shutdown 2) dont allow lock condition under fpga compat mismatch
* usrp: reset cordics on init after tick rate updateJosh Blum2012-02-284-0/+33
|
* uhd: fixed some compile warnings for msvcJosh Blum2012-02-282-2/+2
|
* usrp1: fix to use the db connection type to determine DAC signJosh Blum2012-02-241-2/+10
| | | | | | | | Unlike the other products, usrp1 uses the DAC and not DSP to perform baseband frequency shifting in the hardware. Therefore this shifting occurs before I and Q swapping, and so, the sign of the frequency needs to be inverted on daughterboards which have inverted I and Q TX inputs.
* usrp1: fix advertised samples per packet in send streamerJosh Blum2012-02-211-1/+2
| | | | | Must subtract off the 511 for 512 modulus remainder commit. This bug was introduced by the conversion to streamer API.
* usrp2: some tweaks to the device locking logicJosh Blum2012-02-201-6/+9
|
* usrp2: added retry logic to control packetsJosh Blum2012-02-201-2/+32
|
* Merge branch 'next'Josh Blum2012-02-1731-223/+502
|\
| * dsp rework: added flusher to vita tx chain on clearJosh Blum2012-02-152-5/+8
| |
| * uhd: added async md user payload and common utilsJosh Blum2012-02-144-45/+88
| |
| * b100: use frame boundary to calculate frame sizeJosh Blum2012-02-141-2/+2
| |
| * b100: reset/reenumerate fx2 for bad endpoint stateJosh Blum2012-02-143-0/+31
| | | | | | | | | | | | Determine state of control endpoint, re-enumerate to put in a known state, rerun some initialization code.
| * b100: added transport flushes and moved around reset codeJosh Blum2012-02-143-13/+7
| |
| * b100/usrp1: various tweaks for compiler warns and valgrindJosh Blum2012-02-094-9/+10
| |
| * uhd: various tweaks for compiler warns and valgrindJosh Blum2012-02-096-11/+15
| |
| * B100: Firmware reset tweaks.Nick Foster2012-02-091-1/+1
| |
| * dsp rework: implement 64 bit ticks, no secondsJosh Blum2012-02-0613-61/+63
| |
| * B100: use FPGA external reset on initNick Foster2012-02-062-0/+7
| |
| * b100/e100: unify rx/tx fifo clears into oneJosh Blum2012-02-044-14/+8
| |
| * b100: delete some unused registers from mapJosh Blum2012-02-042-7/+0
| |
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 13:37:57 +0000