aboutsummaryrefslogtreecommitdiffstats
path: root/host/lib/usrp
Commit message (Collapse)AuthorAgeFilesLines
* wbx: updating the code to allow full range of the VCO.Ben Hilburn2012-11-071-1/+1
|
* wbx v4: fixing the drivers for the new rev of the WBX boardBen Hilburn2012-11-071-16/+37
|
* usrp: ensure that actual_scalar does not rolloverJosh Blum2012-10-052-4/+6
| | | | | | For certain decimations/interpolations, the scale factor adjustment may be greater than 1.0. The > 1.0 factor needs to be adjusted out in the host.
* usrp: fix rx dsp core scaling factor off by 2Josh Blum2012-09-111-1/+1
| | | | The scale factor is a 18 bit number, this should be 1 << 17
* xcvr2450: disable transmit PAs when receivingJosh Blum2012-08-011-2/+2
|
* e100: set vita header offset for previous FPGA changesetJosh Blum2012-07-161-1/+4
|
* usrp1: revert calculation for DAC freq outside of 1st NyquistJosh Blum2012-06-281-36/+2
| | | | This patch does not work. A possibile solution will be added to master.
* xcvr2450: fix to disable LO offset for TX sideJosh Blum2012-06-181-1/+1
| | | | | | | | | | XCVR2450 has a common LO for RX and TX. The use LO offset should be the same for both sides. When different, a tune for one side will override the other side, because the DSP will not know the compensation factor after the other side is tuned. Setting both use_lo_offset to false is how this was pre 3.4 release.
* usrp1: shutoff DAC digital w/ TX state machineJosh Blum2012-05-301-1/+6
|
* usrp1: removed print from codec_ctrl last commitJosh Blum2012-05-171-1/+1
|
* Fixing USRP1 aliasing logicNicholas Corgan2012-05-171-2/+36
|
* Removed GPGSA from GPS driver since Firefly doesn't actually support it.Nick Foster2012-05-161-5/+1
|
* b100: fix use of boost cstdint hereJosh Blum2012-05-161-1/+1
|
* Throwing here causes difficulty initializing new USRPsJason Abele2012-05-141-1/+1
|
* usrp1: ensure frontend specs are init'd to somethingJosh Blum2012-05-111-0/+2
| | | | | This helps the case of 4x DDC no DUC for example, that way at least something empty is set to the property.
* dsp: clear register now overlaps with numchan register.Josh Blum2012-04-091-4/+2
| | | | This fixes the bug of unwanted clearing when setting format.
* usrp: fix set_clock_config typo for external and mimo clock refJosh Blum2012-04-061-2/+2
| | | | | | This is a typo in the set_clock_config implementation. However, the enum values are the same, so this would not cause a bug. Fixed although set_clock_config is a deprecated interface.
* usrp1: stop threads in deconstructorJosh Blum2012-03-293-4/+10
| | | | | | | | | | | | | | | Its important to stop the threads before we let the other smart point objects naturally deconstruct to avoid thread-based race conditions. The attempt to deconstruct the tree and soft time ctrl had a bug because the tree had references in subtrees within the dboard manager class. Rather than continue to fix this method and deconstruct the tree to free up soft time ctrl, it seems simpler to just stop the thread in soft time ctrl, and then let it naturally deconstruct later by ref count.
* dbsrx: limit the USRP1 + DBSRX GPIO clock rate to 4MHzJosh Blum2012-03-261-1/+8
| | | | | This fixes the lockup/clocking condition when the following hw combo is used: USRP1 r4.5 + DBSRX + another i2c board
* usrp2: possible fix for invalid broadcast repliesJosh Blum2012-03-261-3/+17
|
* usrp: fix for rx_frontend_core_200 dc offsetJosh Blum2012-03-231-3/+4
| | | | | Mask off upper bits when setting a constant offset (I and Q regs). The sign bits (if negative) can flow off into the flags field.
* usrp: fix typo for user setting regJosh Blum2012-03-211-1/+1
|
* Disabling the SBX mixer and baseband amp causes griefJason Abele2012-03-161-1/+1
| | | | | Some ADA4927 / AD5380 combinations do not appreciate being disabled, so lets not disable them
* B100: enable_gpif(0) disables FIFO output clock on FX2. this prevents the ↵Nick Foster2012-03-161-2/+2
| | | | "stuffing zeroes" problem and improves transport reliability.
* usrp: fix from "rev iq correction"Josh Blum2012-03-163-6/+6
| | | | Must zero out the default IQ correction to have zero effect by default.
* n2x0: adjustment for phase delay over mimo cableJosh Blum2012-03-141-1/+1
|
* uhd: rev iq correction numbers formatJosh Blum2012-03-143-47/+10
|
* usrp: fix wildcard set for time/clock sourceJosh Blum2012-03-121-2/+2
|
* uhd: added fullscale option stream argJosh Blum2012-03-112-0/+4
|
* Make DBSRX* set default bandwidth based on codec rateJason Abele2012-03-112-2/+7
|
* Fix RSSI measurementJason Abele2012-03-112-18/+4
| | | | | | Improve incorrect calculation in XCVR Remove RFX rssi sensor due to limited dynamic range giving strange results
* usrp1: fix for cordic init, cant do it that way on txJosh Blum2012-02-291-3/+0
|
* usrp2: device locking tweaksJosh Blum2012-02-291-9/+6
| | | | | | | 1) use bottom bit for force lock condition, that way we never check the time after proper shutdown 2) dont allow lock condition under fpga compat mismatch
* usrp: reset cordics on init after tick rate updateJosh Blum2012-02-284-0/+33
|
* uhd: fixed some compile warnings for msvcJosh Blum2012-02-282-2/+2
|
* usrp1: fix to use the db connection type to determine DAC signJosh Blum2012-02-241-2/+10
| | | | | | | | Unlike the other products, usrp1 uses the DAC and not DSP to perform baseband frequency shifting in the hardware. Therefore this shifting occurs before I and Q swapping, and so, the sign of the frequency needs to be inverted on daughterboards which have inverted I and Q TX inputs.
* usrp1: fix advertised samples per packet in send streamerJosh Blum2012-02-211-1/+2
| | | | | Must subtract off the 511 for 512 modulus remainder commit. This bug was introduced by the conversion to streamer API.
* usrp2: some tweaks to the device locking logicJosh Blum2012-02-201-6/+9
|
* usrp2: added retry logic to control packetsJosh Blum2012-02-201-2/+32
|
* Merge branch 'next'Josh Blum2012-02-1731-223/+502
|\
| * dsp rework: added flusher to vita tx chain on clearJosh Blum2012-02-152-5/+8
| |
| * uhd: added async md user payload and common utilsJosh Blum2012-02-144-45/+88
| |
| * b100: use frame boundary to calculate frame sizeJosh Blum2012-02-141-2/+2
| |
| * b100: reset/reenumerate fx2 for bad endpoint stateJosh Blum2012-02-143-0/+31
| | | | | | | | | | | | Determine state of control endpoint, re-enumerate to put in a known state, rerun some initialization code.
| * b100: added transport flushes and moved around reset codeJosh Blum2012-02-143-13/+7
| |
| * b100/usrp1: various tweaks for compiler warns and valgrindJosh Blum2012-02-094-9/+10
| |
| * uhd: various tweaks for compiler warns and valgrindJosh Blum2012-02-096-11/+15
| |
| * B100: Firmware reset tweaks.Nick Foster2012-02-091-1/+1
| |
| * dsp rework: implement 64 bit ticks, no secondsJosh Blum2012-02-0613-61/+63
| |
| * B100: use FPGA external reset on initNick Foster2012-02-062-0/+7
| |
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 14:32:25 +0000