| Commit message (Collapse) | Author | Age | Files | Lines |
| |
|
|
|
|
|
|
| |
Compensate for headroom required to rotate a signal in
the CORDIC. Fixes some CORDIC-related clipping issues,
that reduced ENOB to 15 or 14.5 bits.
|
| |
|
|
|
|
| |
- It's status is thrown away anyway
|
|
|
|
|
| |
- Included list header in soft_reg header
- Fixed typo in x300_impl
|
| |
|
| |
|
|\ |
|
| | |
|
| |
| |
| |
| | |
This preps the code for merging common registers altogether.
|
| |
| |
| |
| |
| |
| |
| |
| |
| | |
The old code used a non standard (though very common) way
to determine the size of an array.
In order to avoid warnings, pass another parameter to indicate
the size.
Signed-off-by: Moritz Fischer <moritz.fischer@ettus.com>
|
|/ |
|
| |
|
| |
|
| |
|
|
|
|
|
|
| |
- radio_rst was being asserted to reset the capture iface IDELAYs but
that was excessive and had adverse effects on the rest of the radio
- Replaced radio_rst with a localized IDELAYCTRL reset
|
|
|
|
|
|
|
|
|
|
|
| |
- The following function implementations were moved from x300_impl.cpp
to x300_adc_dac_utils.cpp
- synchronize_dacs
- self_test_adcs
- extended_adc_test
- self_cal_adc_capture_delay
- self_cal_adc_xfer_delay
- This reduces the size of the x300_impl object file
|
|
|
|
|
|
|
|
|
|
|
| |
- Everytime the LMK is configured, we do the following:
- Reset all LMK regs
- Wait for LMK lock
- Reset radio_clk PLL in FPGA
- Wait for FPGA PLL to lock
- Assert radio_rst which resets downstream radio logic
- This address the intermittent self-cal failures due to uncalibrated IDELAY taps
- Bumped FPGA compat to 12
|
| |
|
| |
|
|
|
|
|
| |
- New device arg "ext_adc_self_test" triggers the test
- ext_adc_self_test=<time> runs the test for "time" seconds
|
|
|
|
|
| |
- product code, revision and revision compat errors are now exceptions
- Added recover_mb_eeprom arg to recover from a corrupt/uninitialized EEPROM
|
|
|
|
|
| |
- Added new field "revision_compat" to mb_eeprom
- Enforce a revision_compat of 7
|
|
|
|
|
| |
- Added new PCIe and MB PIDs for new boards
- Added an error if MB PID is invalid
|
|
|
|
|
|
| |
* Single class for loading firmware/FPGA images onto devices instead of multiple utilities
* Loading functions are registered for each device, corresponding to their --args="type=foo" name
* Deprecation warnings added to all product-specific image loading utilities
|
|\ |
|
| | |
|
|\|
| |
| |
| |
| |
| |
| |
| |
| |
| | |
Conflicts:
fpga-src
host/CMakeLists.txt
host/cmake/Modules/UHDVersion.cmake
host/lib/usrp/b200/b200_impl.hpp
host/lib/usrp/e300/e300_fpga_defs.hpp
host/lib/usrp/x300/x300_fw_common.h
|
| | |
|
| |
| |
| |
| |
| | |
- If the self-cal fails, UHD waits for 2 sec for the ADC temp
to stabilize and retries the self-cal
|
| |
| |
| |
| |
| |
| |
| | |
- Self-calibration routine steps through various values of IDELAY
taps on the SS data bits to detect metastability in the capture interface
and computes an ideal delay tap value
- Self calibration is triggered at device creation
|
| |
| |
| |
| |
| |
| |
| |
| | |
- Self-calibration routine steps through various values of LMK
delay to detect metastability in the SSCLK -> radio_clk crossing
and computes an ideal delay for the ADC clock.
- Self calibration is triggered at startup if the self_cal_adc_delay
device arg is specified
|
| |
| |
| |
| | |
- The firmware is a subset of the FPGA so this order makes sense
|
|\| |
|
| |
| |
| |
| |
| | |
This creates a wb_iface child class called timed_wb_iface, which
adds support for timed commands.
|
|\| |
|
| |
| |
| |
| |
| |
| |
| | |
* CMake now not applying C++ flags to C files
* GCC 4.4: anti-aliasing rules
* MSVC: narrowing, differences in subclass function parameters
* Clang: uninitialized variables
|
| |
| |
| |
| | |
Also includes NI-USRP Windows Registry Key fixes.
|
| | |
|
| |
| |
| |
| |
| |
| | |
- GPIO on UART connector all board Revs
- Consolidated fpgpio_bitbang into fpgpio example and renamed it gpio
- Changed FP_GPIO readback address to match X300
|
|\| |
|
| |
| |
| |
| | |
- Moved setting of tick rate before setting of PPS time
|
| | |
|
| |
| |
| |
| |
| | |
- Bugfix for #638
- get_ref_locked will check lock status one last time before giving up
|
|/
|
|
|
|
| |
- Deleted images.*, moved functionality to paths.*
- Applies for all devices that check FPGA or FW compat numbers
- Adds generic utility search tool
|
| |
|
|
|
|
|
|
|
|
|
|
|
| |
- DAC: Squashed configuration into 2 main operations: reset and reset_and_resync
- DAC: Put in sleep mode during configuration
- DAC: Synchronize only if streaming to more than one DAC
- DAC: Use falling edge sync mode
- DAC: Fixed power up/down settings
- DAC: Frontend sync failure is fatal
- Clocks: Refactored clock source change logic
- Clocks: Cleaned up init and lock-check sequence
|
|
|
|
|
|
|
|
|
| |
- Split niriok_proxy interfaces to support NI-RIO <=13.0 and >=14.0 kernel interfaces
- Fixed multi-session race conditions by synchronizing niriok_proxy access
- Fixed bug switching from NI LV-FPGA access to UHD access by changing how devices are hashed into a reservation table
- Fixed calculation of FRAC values for CBX and SBX LO tuning by rounding instead of truncating
- Fixed bug that was not setting two MSBs for band select configuration of CBX LO
- Submitting on behalf of Patrick Sisterhen, Matthew Crymble
|
|\ |
|
| | |
|