| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
| |
- Load EEPROM data into firmware memory to access from there instead of driving the I2C bus directly
- Fixed firmware performance issues by removing the popcntll() function and reducing frequency of background tasks to once every 10ms
- Added x300_mb_eeprom_iface to handle cases of devices with older and newer firmware
- Added checks for claim to device before driving the I2C bus
|
|
|
|
| |
- Also updated images package.
|
| |
|
|
|
|
|
|
|
| |
- b200: compat 14
- b200mini: compat 5
- e3xx: compat 15
- x3xx: compat 20
|
|
|
|
|
|
|
| |
- b200: compat 13
- b200mini: compat 4
- e3xx: compat 14
- x3xx: compat 19
|
| |
|
|
|
|
|
|
|
| |
- b200: compat 11
- b200mini: compat 2
- e300: compat 11
- x300: compat 15
|
|
|
|
|
|
| |
- b200: compat 10
- e300: compat 10
- x300: compat 14
|
|
|
|
|
|
| |
- radio_rst was being asserted to reset the capture iface IDELAYs but
that was excessive and had adverse effects on the rest of the radio
- Replaced radio_rst with a localized IDELAYCTRL reset
|
|
|
|
|
|
|
|
|
|
|
| |
- Everytime the LMK is configured, we do the following:
- Reset all LMK regs
- Wait for LMK lock
- Reset radio_clk PLL in FPGA
- Wait for FPGA PLL to lock
- Assert radio_rst which resets downstream radio logic
- This address the intermittent self-cal failures due to uncalibrated IDELAY taps
- Bumped FPGA compat to 12
|
| |
|
|
|
|
|
| |
- Added new field "revision_compat" to mb_eeprom
- Enforce a revision_compat of 7
|
| |
|
|
|
|
|
| |
- B2x0: FW compat number (goes with previous firmware update)
- X3x0: Max HW rev number
|
|\
| |
| |
| |
| |
| |
| |
| |
| |
| | |
Conflicts:
fpga-src
host/CMakeLists.txt
host/cmake/Modules/UHDVersion.cmake
host/lib/usrp/b200/b200_impl.hpp
host/lib/usrp/e300/e300_fpga_defs.hpp
host/lib/usrp/x300/x300_fw_common.h
|
| | |
|
| | |
|
|/
|
|
|
|
|
|
| |
- Refactored SFP+ hotplug handler
- GigE link state comes from SFP+ status and PHY status
- Multiple tracing enhancements
- Bumped firmware compat number to 4
- Bumpled FPGA compat number to 10
|
|
|
|
|
| |
- X300: FPGA compat 9
- E300: FPGA compat 5
|
|
|
|
|
| |
- Trading performance for stability. This helps meet timing at the cost of a shorter processing time window between sends.
- Bumped FPGA compat number to 8
|
| |
|
| |
|
| |
|
|
|
|
|
|
|
|
|
|
| |
PPS on external input on X3xx
- Fixed behavior of PPS and clock references to be consistent and intuitive.
-- Added detection of clock reference and PPS.
-- Changed order of precedence to external, gpsdo, internal for default of clock and PPS.
-- Throws runtime error if the user requests a reference clock or PPS that is not present.
- Bumped FPGA compatibility to 4.
|
|
|