| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | usrp1: Fix DDC rate storage value and comments for multiple channel support | Thomas Tsou | 2010-08-27 | 1 | -4/+14 |
| | | |||||
| * | usrp1: Add TODO comments | Thomas Tsou | 2010-08-27 | 1 | -1/+8 |
| | | |||||
| * | usrp1: Refactor I/O implementation | Thomas Tsou | 2010-08-23 | 1 | -0/+4 |
| | | |||||
| * | usrp1: Refactor mboard tuning code | Thomas Tsou | 2010-08-18 | 1 | -22/+4 |
| | | |||||
| * | usrp1: Remove hard coded clock values | Thomas Tsou | 2010-08-16 | 1 | -4/+6 |
| | | | | | Get clock values from clock control, where the master setting lives. | ||||
| * | usrp1: compiling with the latest next | Josh Blum | 2010-08-16 | 1 | -6/+6 |
| | | |||||
| * | usrp1: created daughterboard duality | Josh Blum | 2010-08-15 | 1 | -26/+29 |
| | | | | | | | everything that should have two is now stored into a dictionary of slot to type the set and get functions are now bound with a third argument for dboard slot the dboard iface has yet to be completed with the correct registers for a vs b | ||||
| * | usrp1: Add usrp1 implementation | Thomas Tsou | 2010-08-13 | 1 | -0/+197 |
 |
index : uhd | |
| Ettus' UHD Repository |
| aboutsummaryrefslogtreecommitdiffstats |