aboutsummaryrefslogtreecommitdiffstats
path: root/host/lib/usrp/usrp1/dsp_impl.cpp
Commit message (Collapse)AuthorAgeFilesLines
* usrp1: removed unused files from impl dirJosh Blum2011-07-011-222/+0
|
* usrp1: super packet handler support squashedJosh Blum2011-06-141-1/+4
|
* usrp1: correct TX codec rate, it should also read 64e6 when probedJosh Blum2011-05-141-15/+9
| | | | | | We were using clock_rate*2 to simulate a codec rate of 128MHz. This reflected the old gnuradio API, but the rate between FPGA and codec is really 64MHz for both rx and tx directions.
* usrp1: apply conditional disables/enables to rx and txJosh Blum2011-05-141-0/+4
| | | | | | | | Scapped the old gnuradio code for information about VRQ_FPGA_SET_XX_ENABLE. It turns out that we should disabled + restore state when changing muxes or rates. The USRP seems to stream properly when receiving single and dual channel. Prior to this commit, tx was accicentally always disabled from a few commits ago.
* uhd: removed more iostream stuff from usrp* implementationsJosh Blum2011-05-041-3/+3
|
* uhd: got all compiling w/ changes, changes to channel calculation in multi usrpJosh Blum2011-02-171-3/+3
|
* usrp: support for multiple dsps in props and implemented in usrp1Josh Blum2011-02-171-50/+43
| | | | | | | usrp1 previously had 1 rx and 1 tx dsp with multiple freq params, it now has N and M dsps each with one freq param. This is more consistent with the multi-dsp model. The hack here is to only apply stream commands and sample rate changes to dsp0.
* usrp1: negate the rx cordic reg word because things were inverted and nobody ↵Josh Blum2010-12-161-1/+1
| | | | noticed
* usrp1: removed msvc warnings for usrp1 impl codeJosh Blum2010-09-231-6/+4
|
* usrp1: implemented multi-channel dsp control of shift freqJosh Blum2010-09-201-29/+48
| | | | | | usrp: simple usrp calls into single usrp and prints deprecation warning usrp: tune helper now supports multi-channel dsps
* uhd: added single usrp interface, added usrp1 properties to prop namesJosh Blum2010-09-201-2/+8
|
* usrp1: Fix DDC rate storage value and comments for multiple channel supportThomas Tsou2010-08-271-4/+14
|
* usrp1: Add TODO commentsThomas Tsou2010-08-271-1/+8
|
* usrp1: Refactor I/O implementationThomas Tsou2010-08-231-0/+4
|
* usrp1: Refactor mboard tuning codeThomas Tsou2010-08-181-22/+4
|
* usrp1: Remove hard coded clock valuesThomas Tsou2010-08-161-4/+6
| | | | Get clock values from clock control, where the master setting lives.
* usrp1: compiling with the latest nextJosh Blum2010-08-161-6/+6
|
* usrp1: created daughterboard dualityJosh Blum2010-08-151-26/+29
| | | | | | everything that should have two is now stored into a dictionary of slot to type the set and get functions are now bound with a third argument for dboard slot the dboard iface has yet to be completed with the correct registers for a vs b
* usrp1: Add usrp1 implementationThomas Tsou2010-08-131-0/+197