aboutsummaryrefslogtreecommitdiffstats
path: root/host/lib/usrp/dboard
Commit message (Collapse)AuthorAgeFilesLines
* TwinRX: Fixed missing and redundant writes to FE settingsDerek Kozel2016-08-261-0/+6
| | | | | | TwinRX's Nyquist expert now writes the frontend correction settings on every tune to a new frequency. This guarantees phase alignment when timed commands are used and introduces minimal overhead.
* Merge branch 'UHD-3.9.LTS' into maintMartin Braun2016-08-221-10/+35
|\
| * ubx: Added codes for the rev2 and LP versionsMartin Braun2016-08-221-10/+35
| |
| * WBX: Make frequencies <100 MHz work for v2 and v3 boards when reference ↵michael-west2016-08-012-16/+22
| | | | | | | | clock <100 MHz (i.e. on X300)
* | WBX: Make v2 and v3 boards lock with 50 MHz ref clock (X300 default)michael-west2016-08-112-11/+17
| |
* | Fix minor spelling errorDerek Kozel2016-08-091-1/+1
| |
* | Add sleep function to dboard_ifaceKevin Gilbert2016-08-051-4/+3
| | | | | | | | | | Having this function allows a dboard_iface implementation to be aware of the timing of various calls such as SPI and register writes.
* | Added TwinRX daughterboard control.Ashish Chaudhari2016-07-1910-0/+3845
| |
* | Merge branch 'maint'Martin Braun2016-06-141-6/+6
|\|
| * Spelling fixesNicholas Corgan2016-06-141-6/+6
| |
* | Merge branch 'maint'Martin Braun2016-05-271-7/+26
|\|
| * UBX: Force RX LNAs on to reduce RX settling timemichael-west2016-05-261-7/+26
| |
* | Merge branch 'maint'Martin Braun2016-05-261-23/+37
|\|
| * UBX: Fixed noise issues and reduced power consumption and heatmichael-west2016-05-261-23/+37
| | | | | | | | | | - Removed force on of components to reduce noise, power consumption, and heat - Set TX PA force on only when RX antenna set to RX2 to remove long TX transient caused by HW issue on TX path
* | Merge branch 'maint'Martin Braun2016-03-291-1/+1
|\|
| * ubx: Changed member declaration to satisfy debug builds on WindowsMartin Braun2016-03-291-1/+1
| |
* | dboard: Made dboard class dtors virtualAshish Chaudhari2016-02-2612-39/+43
| | | | | | | | | | - Interface and all base classes have virtual destructors - Wrapped UBX dtor in UHD_SAFE_CALL
* | Merge branch 'maint'Ashish Chaudhari2016-02-181-71/+149
|\| | | | | | | | | | | Conflicts: host/lib/usrp/cores/gpio_core_200.cpp host/lib/usrp/dboard/db_ubx.cpp
| * UBX: Phase synchronizationmichael-west2016-02-181-71/+149
| | | | | | | | | | | | | | - Disabled MAX2871 VCO auto selection for phase sync - Added checks for new phase sync constraints recently published by Maxim - Added dboard_clock_rate option for X300 - Adjusted timing of SYNC signal relative to dboard referenc clock
* | adf435x: Refactored ADF435X control codeAshish Chaudhari2016-02-128-453/+159
| | | | | | | | | | | | - Removed adf435x_common and replaced with a real encapsulated interface - Looks similar to the MAX287X code - Updated all DB classes to use the new common code
* | prop_tree: Multiple API enhancements to uhd::propertyAshish Chaudhari2016-02-1114-73/+73
| | | | | | | | | | | | | | | | | | - Added desired and coerced values and accessors to property - Added support to register desired subscribers - set APIs don't reallocate storage for a property value - Renamed callback method registration APIs - Registering 2 coercers or publishers for a property will throw - Registering a coercer and a publisher for the same property will throw
* | cbx/sbx: Properly initialize ATR registers during initAshish Chaudhari2015-10-191-0/+3
| |
* | cbx/sbx: Sped up initialization by removing LED blinking sequenceAshish Chaudhari2015-10-191-45/+0
| |
* | Merge branch 'master' into ashish/gpio_atr_reduxAshish Chaudhari2015-10-151-17/+46
|\ \
| * | UBX: Support for Integer-N mode step size controlmichael-west2015-10-151-17/+46
| |/ | | | | | | - Also checks for invalid int_n_step values.
* / usrp3: Added new GPIO ATR 3000 coreAshish Chaudhari2015-09-298-91/+91
|/ | | | | | | | - Refactored GPIO ATR definitions - Added new 3000 core with a more efficient API - Added a separate db_gpio_atr core to control the ATR bus - Ported b2xx, e3xx and x3xx to the new core - Minor cleanup
* MSVC 2015 compatibilityNicholas Corgan2015-07-302-3/+3
|
* ubx: pfd frequency fix (relevant for X300 operation)Michael West2015-04-231-0/+2
|
* UBX Phase Synchronization Supportmichael-west2015-04-101-64/+187
| | | | - Added configuration and assertion of SYNC signal
* X300: Change dboard clock rate to 50 MHzmichael-west2015-04-101-12/+15
|
* Fix for BUG #683: UHD: Need to factor out MAX287x code for UBX and CBXmichael-west2015-04-103-714/+119
| | | | | - Factored out MAX287x code into common header file - Added necessary code for MAX2871 synchronization.
* db_tvrx2: fixed boost::format bugMarcus Müller2015-03-301-1/+1
|
* Warning fixesNicholas Corgan2015-03-272-8/+8
| | | | | | | * CMake now not applying C++ flags to C files * GCC 4.4: anti-aliasing rules * MSVC: narrowing, differences in subclass function parameters * Clang: uninitialized variables
* uhd: Fixed several type-cast related warnings for naggy compilersMartin Braun2015-03-111-1/+1
|
* uhd: Fixed multiple compiler warnings (unused variables, missing literal f)Martin Braun2015-03-111-1/+1
|
* UBX: Revert LO shutdown method in ubx_xcvr destructormichael-west2015-02-161-4/+4
|
* UBX: Serialize SPI transactionsmichael-west2015-02-161-27/+31
|
* UBX: Add UBX Supportmichael-west2015-01-222-0/+1435
|
* Rectifying a great embarassement in UHD. %s/Mhz/MHz.Ben Hilburn2014-10-077-14/+14
|
* Initial commit E300 support.Martin Braun2014-10-072-0/+65
|
* Merge branch 'maint'Martin Braun2014-09-241-1/+1
|\
| * sbx: Fixed logging string (showed TX instead of RX)Martin Braun2014-09-241-1/+1
| |
* | Merge branch 'maint'Martin Braun2014-09-231-4/+6
|\|
| * cbx: Fixed LO FRAC truncationMartin Braun2014-09-231-4/+6
| |
* | Added missing pure virtual destructors to base classesNicholas Corgan2014-09-012-5/+5
|/
* Fixed whitespace and added comment.michael-west2014-05-201-5/+6
|
* Fix for BUG 473: UHD: DBSRX2 VCO Autoselect Failing / Wrong Frequency Rangemichael-west2014-05-131-3/+4
| | | | | - Corrected frequency range for DBSRX2 - Corrected register write order when changing frequency
* tvrx2: fix ref_clock logic when using N2x0Nicholas Corgan2014-04-091-3/+3
|
* Pushing the bulk of UHD-3.7.0 code.Ben Hilburn2014-02-146-33/+89
|
* Merging USRP X300 and X310 support!!Ben Hilburn2014-02-042-2/+18
|
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-16 04:34:50 +0000