aboutsummaryrefslogtreecommitdiffstats
path: root/host/lib/usrp/dboard/twinrx/twinrx_ctrl.cpp
Commit message (Collapse)AuthorAgeFilesLines
* host: Update code base using clang-tidyMartin Braun2021-03-171-26/+29
| | | | | | | | | | | | The checks from the new clang-tidy file are applied to the source tree using: $ find . -name "*.cpp" | sort -u | xargs \ --max-procs 8 --max-args 1 clang-tidy --format-style=file \ --fix -p /path/to/compile_commands.json Note: This is the same procedure as 107a49c0, but applied to all the new code since then.
* ADF535x: Change freq_resolution to mod2michael-west2021-02-041-4/+4
| | | | | | | | | The freq_resolution parameter to the set_frequency() method was confusing. Changing it to the mod2 value clarifies the intention and makes the math to reduce the FRAC2 and MOD2 values much easier to read and maintain. Signed-off-by: michael-west <michael.west@ettus.com>
* TwinRX: Spur cleanupmichael-west2021-02-041-4/+6
| | | | | | | | | | - Reduce FRAC2 and MOD2 values on ADF5356 - Add write to register 10 and delay during retune on ADF5356 - Make negative bleed conditional on integer or fractional N mode for ADF5356 - Tune unused LOs out of band to remove interference Signed-off-by: michael-west <michael.west@ettus.com>
* x300: change default dboard clock rate from 50 to 100 MHzmattprost2020-08-041-21/+30
| | | | | | | | | | | | | | This sets the reference clock for X300 daughterboards (other than UBX) to 100 MHz by default to improve RF performance. Note: The UBX daughterboard requires a clock rate of no more than the max pfd frequency (50 or 25 MHz depending on the hardware rev) in order to maintain phase synchronization. If a UBX daughterboard is present on the X300, the clock rate for all daughterboards will be set to the pfd frequency by default. This is because of the limitation on X300 that requires the daughterboards to use the same clock rate. Signed-off-by: mattprost <matt.prost@ni.com>
* uhd: Apply clang-format against all .cpp and .hpp files in host/Martin Braun2020-03-031-232/+385
| | | | | Note: template_lvbitx.{cpp,hpp} need to be excluded from the list of files that clang-format gets applied against.
* uhd: fixing MSVC warningsBrent Stapleton2020-01-091-1/+4
| | | | | | | | | | | Small changes to remove various compiler warnings found in MSVC - Adding uhd::narrow_cast to verious spots - wavetable.hpp: all floats literals in the wavetable. - paths_test: unnecessary character escape - replay example: remove unreferenced noc_id - adfXXXX: Fixing qualifiers to match between parent and derived classes - rpc, block_id: Removing unused name in try...catch
* twinrx: set lo2 to use new low spur tuning modeMark Meserve2019-05-071-5/+2
|
* twinrx: add lo charge pump propertiesMark Meserve2019-05-021-0/+50
|
* TwinRX: Fix tuningMichael West2019-01-021-1/+1
| | | | | - Set SPI clock back to 3 MHz - Fix returned frequency for ADF5355 (rev A and B boards)
* TwinRX: Make routing to LO1 and LO2 mutually exclusivemichael-west2018-12-101-23/+15
|
* TwinRX: Tuning improvementsmichael-west2018-12-101-2/+7
| | | | | | - Added delay for VTUNE calibration as per ADF5355 and ADF5356 data sheets - Increased SPI clock to 10 MHz - Removed write to register 10 during tuning of ADF5356 to match ADF5355 code and reduce tune time
* TwinRX: Fix initializationmichael-west2018-12-101-62/+60
| | | | | | | - Reordered initialization - Fixed issue where LO2 initialization data was being written to LO1 - Moved SPI config to be a member variable so it is not constantly re-created - Changed SPI clock divider from hard-coded value to a calculation based on CODEC rate
* twinrx: enable ch1 lo amps if ch2 is using an external lo sourceMark Meserve2018-08-211-1/+13
| | | | | - AMP_LO1_EN_CH1 controls U2, the amp for the external LO1 port, so it must be set high if channel 2 is using an external LO (external or reimport)
* lib: Purge all references to boost::this_thread::sleep()Martin Braun2018-04-301-2/+3
| | | | Replace with std::this_thread::sleep_for().
* uhd: Move internal headers to uhdlib/Martin Braun2018-03-141-2/+2
| | | | | | | | | | | | | | | | To avoid the proliferation of additional include directories and multiple ways of including project-local headers, we now default to moving all headers that are used across UHD into the uhdlib/ subdirectory. Some #include statements were also reordered as they were modified for closer compliance with the coding guidelines. Internal cpp source files should now include files like this: #include <uhdlib/rfnoc/ctrl_iface.hpp> Reviewed-by: Ashish Chaudhari <ashish.chaudhari@ettus.com>
* uhd: Update license headersMartin Braun2018-02-191-1/+1
| | | | | | | All copyright is now attributed to "Ettus Research, a National Instruments company". SPDX headers were also updated to latest version 3.0.
* fixup! TwinRX: Added ADF5356 synth and TwinRX Rev C supportDerek Kozel2018-01-121-1/+1
| | | | | | The phase detector frequency value was incorrect for the Rev C LO1 Reviewed-by: Mark Meserve <mark.meserve@ni.com>
* TwinRX: Added ADF5356 synth and TwinRX Rev C supportDerek Kozel2017-12-081-34/+43
| | | | | | | | | ADF5355 and ADF5356 support merged into adf535x class Default register values moved into regmap Reviewed-By: Martin Braun <martin.braun@ettus.com> Reviewed-By: Ashish Chaudhari <ashish@ettus.com> Reviewed-By: Mark Meserve <mark.meserve@ni.com>
* Merge branch 'maint'Martin Braun2017-06-271-2/+2
|\
| * twinrx: add reimport lo modeMark Meserve2017-06-151-2/+2
| |
* | uhd: replace BOOST_FOREACH with C++11 range-based for loopAndrej Rode2017-02-101-3/+3
|/ | | | | Note: This is the first commit that uses for-range, and range-based for-loops are now usable for UHD development.
* Moved default register values into ic_reg_mapDerek Kozel2017-01-301-0/+2
|
* Remove all boost:: namespace prefix for uint32_t, int32_t etc. (fixed-width ↵Martin Braun2016-11-081-8/+8
| | | | | | | | types) - Also removes all references to boost/cstdint.hpp and replaces it with stdint.h (The 'correct' replacement would be <cstdint>, but not all of our compilers support that).
* Added TwinRX daughterboard control.Ashish Chaudhari2016-07-191-0/+643
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-06 14:54:21 +0000