aboutsummaryrefslogtreecommitdiffstats
path: root/host/lib/usrp/common
Commit message (Collapse)AuthorAgeFilesLines
* Change b200 refclk to 30.72MHzMatthias P. Braendli2015-04-171-2/+2
|
* ad936x: removing gain_offset from rx set_gainJon Kiser2015-02-112-21/+6
|
* ad9361: Removed unnecessary digital TX attenuationAshish Chaudhari2015-01-231-1/+7
| | | | | | - Fix ported from He. The current TX filter does not need the additional -6dB of headroom. Set it to zero so we meet our max power specs.
* fixup! ad9361: More check for interpolation/decim ratiosAshish Chaudhari2015-01-231-1/+1
|
* ad9361: More check for interpolation/decim ratiosMartin Braun2015-01-232-7/+16
|
* ad9361: bugfix for ad9361 gain value truncationJon Kiser2015-01-202-6/+10
|
* B200: Bug #656. Added FIR coeffs for filters with Fs/4 stop band.Ian Buckley2015-01-194-17/+69
| | | | AD9361 driver can now select coeffs for different interpolation ratios.
* ad9361: rssi readoutJulian Arnold2015-01-124-2/+40
|
* b200: Fix for PLL setting not being applied intermittentlyAshish Chaudhari2014-12-101-1/+1
| | | | - Made the methods in adf4001_ctrl virtual
* x300,nirio: Added support for NI-RIO 14.0Ashish Chaudhari2014-10-101-1/+2
| | | | | | | | | - Split niriok_proxy interfaces to support NI-RIO <=13.0 and >=14.0 kernel interfaces - Fixed multi-session race conditions by synchronizing niriok_proxy access - Fixed bug switching from NI LV-FPGA access to UHD access by changing how devices are hashed into a reservation table - Fixed calculation of FRAC values for CBX and SBX LO tuning by rounding instead of truncating - Fixed bug that was not setting two MSBs for band select configuration of CBX LO - Submitting on behalf of Patrick Sisterhen, Matthew Crymble
* ad9361: Made recommended rate a constantMartin Braun2014-09-023-3/+4
|
* Added missing pure virtual destructors to base classesNicholas Corgan2014-09-014-4/+38
|
* uhd: Changed line endings from Windows -> UNIXAshish Chaudhari2014-08-212-2039/+2039
|
* ad9361: Output PLL lock status on ctrl output pins.Ashish Chaudhari2014-08-211-1/+1
|
* ad9361: Fixed MSVC build issuesAshish Chaudhari2014-08-132-2034/+2039
|
* ad9361: Fixed debug messages with UHD_LOGsAshish Chaudhari2014-08-131-19/+15
|
* ad9361: Fixed TX direction bug in ad9361_ctrlAshish Chaudhari2014-08-131-1/+1
|
* ad9361: Added synchronization to IO and device classesAshish Chaudhari2014-08-133-20/+36
|
* ad9361: Cleaned up constants and macrosAshish Chaudhari2014-08-133-83/+66
|
* ad9361: Cleaned up errors and debug messagesAshish Chaudhari2014-08-121-45/+46
|
* ad9361: Converted stdint types to boost typesAshish Chaudhari2014-08-127-136/+133
|
* ad9361: Renamed ad9361_impl.c to ad9361_device.cppAshish Chaudhari2014-08-122-6/+1
|
* b200, ad9361: Cleanup up AD9361 driverAshish Chaudhari2014-08-1211-1550/+1092
| | | | | - Removed transaction interface - Made the driver a C++ class
* b200: Added variable rate SPI core for AD9361 and ADF4001Ashish Chaudhari2014-08-012-4/+3
| | | | | - Added b200_local_spi core that adjusts the divider when talking to the two chips - AD9361 rate is 1MHz and ADF4001 rate is 10kHz
* b200: Moved AD9361 driver to hostAshish Chaudhari2014-08-0114-119/+2859
| | | | | | | - Switched to FPGA SPI engine - Moved firmware AD9361 driver to UHD - Bumped FW compat to 5, FPGA compat to 4 - Known Issue: AD9361 SPI rate is too slow
* Merge branch adding warning regarding MCR on the B2xx.Ben Hilburn2014-03-273-11/+19
|\
| * b200: changed ad9361 ctrl/transaction magic number 64 to macro, as it is in ↵Balint Seeber2014-03-192-9/+12
| | | | | | | | the FX3 FW
| * b200: changed ad9361 read timeout handling (kicks in when requesting ↵Balint Seeber2014-03-191-1/+1
| | | | | | | | master_clock_rate above 56MHz)
| * b200: throw exception when master clock rate (tick rate) is requested to be ↵Balint Seeber2014-02-141-1/+6
| | | | | | | | | | | | > max for certain # of channels (i.e. restrict to 30.72MHz for MIMO) Also includes sscanf type fix in b200_impl and longer timeout for AD9361 read
* | Pulling in patch from Marcus Leech for includes and older OSes.Ben Hilburn2014-03-261-0/+3
|/
* Pushing the bulk of UHD-3.7.0 code.Ben Hilburn2014-02-142-20/+21
|
* Merging USRP X300 and X310 support!!Ben Hilburn2014-02-041-1/+46
|
* uhd: so Coverity doesn't complain, removed variable declarations tooBalint Seeber2014-02-031-0/+2
|
* uhd: disabled other use of _claimed and cond sync variables (no effect if ↵Balint Seeber2014-02-031-0/+2
| | | | previous change is used anyway)
* uhd: disabled atomic 'claim' check for multi-threaded access to ↵Balint Seeber2014-02-031-1/+5
| | | | | | | | | | recv_packet_demuxer_3000 The only caller is from super_packet_recv_handler, which is already not thread-safe. The only underlying transport (libusb1_zero_copy) is thread-safe, so this shouldn't have an impact. This solves the issue where (e.g. from GNU Radio), 'interrupt' is called on the worker thread while waiting for a join when worker thread is torn down (e.g. GR top block stop/wait/start), which would cause the demuxer to still think the transport was claimed, as an interrupted exception will be thrown in 'wait_for_completion' in the transport, and execution will not continue back into the demuxer to mark the transport as un-claimed, so future 'recv' streamer calls will always fail since the demux thinks the transport is still claimed from before.
* 120 MHz daughterboard support, Integer-N tuning, ADF435x code consolidationNicholas Corgan2014-01-243-0/+220
| | | | | | | * Added support for new CBX-120, SBX-120, and WBX-120 daughterboards * Added implementation of Integer-N tuning for all CBX, SBX, and WBX daughterboards * Added --int-n option to examples to show how to use Integer-N tuning API * Removed duplicate ADF4350/ADF4351 code and moved it to common/adf435x_common.cpp
* Merge of mwest's fix to the sse2_fc32_to_sc16 converter.Ben Hilburn2013-12-111-2/+2
|
* Squashed merge of Coverity fixes.Ben Hilburn2013-11-271-0/+6
|
* uhd: wb_iface is now a public interfaceJosh Blum2013-10-041-2/+3
|
* b200: use a union to perform double pack/unpackJosh Blum2013-09-061-8/+14
|
* b200: lower clock rate is 5MHz due to DCMJosh Blum2013-08-161-1/+2
|
* uhd: strnlen for platforms w/o itJosh Blum2013-07-251-1/+9
|
* uhd: allow for 16 bit i2c and eeprom addrsJosh Blum2013-07-241-4/+4
|
* b200: use existing query rate calls to clipJosh Blum2013-07-192-5/+5
|
* uhd: squashed support modules for usrp3 fpga coresJosh Blum2013-07-197-2/+703
|
* uhd: packet demuxer, reset queue front b4 popJosh Blum2013-07-151-0/+1
|
* b100: switch to new packet demuxerJosh Blum2013-07-151-0/+114
|
* Merge branch 'maint'Josh Blum2013-03-251-11/+0
|\
| * usrp1: fix eeprom write capability through fx2Josh Blum2013-03-251-11/+0
| | | | | | | | | | The vectorized eeprom write was faster but broken, removed overload which falls back to the one byte at a time.
* | Merge branch 'maint'Nicholas Corgan2013-02-271-1/+1
|\|
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 08:17:49 +0000