uhd - Ettus' UHD Repository

	Commit message (Collapse)	Author	Age	Files	Lines
*	B200: New AD9361 I/O timing programming to work with new b200_io.v logic design.	Ian Buckley	2015-07-08	1	-2/+2
\|
*	B200/E300: Fix incorrect readback of frequency.	michael-west	2015-05-22	2	-3/+17
\| \| \| \|	When the LO is tuned it changes the frequency on both channels. The frequency value read back for the first channel was not updated when the LO frequency for the other channel was tuned to a different value.
*	ad9361: Minor clarifications on req_rate and baseband_bw	Martin Braun	2015-05-19	2	-4/+13
\|
*	ad9361: Removed recommended max clock rate warning	Martin Braun	2015-04-14	2	-2/+3
\|
*	b200: Revised configuration of AD9361 for master_clock_rates >56e6MHz. ↵	Ian Buckley	2015-02-17	1	-10/+10
\| \| \| \|	Issues #649 & #691
*	ad936x: removing gain_offset from rx set_gain	Jon Kiser	2015-02-11	1	-20/+5
\|
*	ad9361: Removed unnecessary digital TX attenuation	Ashish Chaudhari	2015-01-23	1	-1/+7
\| \| \| \| \| \|	- Fix ported from He. The current TX filter does not need the additional -6dB of headroom. Set it to zero so we meet our max power specs.
*	fixup! ad9361: More check for interpolation/decim ratios	Ashish Chaudhari	2015-01-23	1	-1/+1
\|
*	ad9361: More check for interpolation/decim ratios	Martin Braun	2015-01-23	2	-7/+16
\|
*	ad9361: bugfix for ad9361 gain value truncation	Jon Kiser	2015-01-20	2	-6/+10
\|
*	B200: Bug #656. Added FIR coeffs for filters with Fs/4 stop band.	Ian Buckley	2015-01-19	3	-17/+62
\| \| \| \|	AD9361 driver can now select coeffs for different interpolation ratios.
*	ad9361: rssi readout	Julian Arnold	2015-01-12	2	-0/+25
\|
*	ad9361: Made recommended rate a constant	Martin Braun	2014-09-02	2	-1/+2
\|
*	uhd: Changed line endings from Windows -> UNIX	Ashish Chaudhari	2014-08-21	2	-2039/+2039
\|
*	ad9361: Output PLL lock status on ctrl output pins.	Ashish Chaudhari	2014-08-21	1	-1/+1
\|
*	ad9361: Fixed MSVC build issues	Ashish Chaudhari	2014-08-13	2	-2034/+2039
\|
*	ad9361: Fixed debug messages with UHD_LOGs	Ashish Chaudhari	2014-08-13	1	-19/+15
\|
*	ad9361: Added synchronization to IO and device classes	Ashish Chaudhari	2014-08-13	2	-15/+30
\|
*	ad9361: Cleaned up constants and macros	Ashish Chaudhari	2014-08-13	2	-78/+65
\|
*	ad9361: Cleaned up errors and debug messages	Ashish Chaudhari	2014-08-12	1	-45/+46
\|
*	ad9361: Converted stdint types to boost types	Ashish Chaudhari	2014-08-12	5	-114/+112
\|
*	ad9361: Renamed ad9361_impl.c to ad9361_device.cpp	Ashish Chaudhari	2014-08-12	1	-0/+0
\|
*	b200, ad9361: Cleanup up AD9361 driver	Ashish Chaudhari	2014-08-12	6	-1190/+1028
\| \| \| \| \|	- Removed transaction interface - Made the driver a C++ class
*	b200: Moved AD9361 driver to host	Ashish Chaudhari	2014-08-01	9	-0/+2577
	- Switched to FPGA SPI engine - Moved firmware AD9361 driver to UHD - Bumped FW compat to 5, FPGA compat to 4 - Known Issue: AD9361 SPI rate is too slow