uhd - Ettus' UHD Repository

	Commit message (Collapse)	Author	Age	Files	Lines
*	Merge branch 'maint'	Martin Braun	2015-04-14	1	-7/+1
\|\ \| \| \| \| \| \| \| \| \| \| \| \|	Conflicts: host/lib/usrp/b200/b200_io_impl.cpp host/lib/usrp/common/ad9361_driver/ad9361_device.cpp host/lib/usrp/common/ad9361_driver/ad9361_device.h
\| *	ad9361: Removed recommended max clock rate warning	Martin Braun	2015-04-14	1	-7/+1
\| \|
* \|	b2xx: filter API implementation. Supports listing of RX/TX filters, querying ↵	Julian Arnold	2015-03-19	1	-0/+34
\| \| \| \| \| \| \| \|	RX/TX filter information and writing of analog and FIR filters
* \|	b2xx: AGC support	Julian Arnold	2015-03-05	1	-0/+21
\| \|
* \|	e3xx: support for dc offset and iq balance control	Julian Arnold	2015-02-23	1	-13/+0
\| \|
* \|	b2xx: dc offset and iq imbalance correction control	Julian Arnold	2015-02-20	1	-0/+28
\| \|
* \|	ad9361: Added relative temperature sensor	Julian Arnold	2015-01-20	1	-0/+6
\|/ \| \| \|	This allows to read a relative temperature from an AD9361 device.
*	B200: Bug #656. Added FIR coeffs for filters with Fs/4 stop band.	Ian Buckley	2015-01-19	1	-0/+7
\| \| \| \|	AD9361 driver can now select coeffs for different interpolation ratios.
*	ad9361: rssi readout	Julian Arnold	2015-01-12	1	-1/+10
\|
*	ad9361: Made recommended rate a constant	Martin Braun	2014-09-02	1	-2/+2
\|
*	Added missing pure virtual destructors to base classes	Nicholas Corgan	2014-09-01	1	-1/+14
\|
*	ad9361: Fixed TX direction bug in ad9361_ctrl	Ashish Chaudhari	2014-08-13	1	-1/+1
\|
*	ad9361: Added synchronization to IO and device classes	Ashish Chaudhari	2014-08-13	1	-5/+6
\|
*	ad9361: Converted stdint types to boost types	Ashish Chaudhari	2014-08-12	1	-20/+20
\|
*	b200, ad9361: Cleanup up AD9361 driver	Ashish Chaudhari	2014-08-12	1	-186/+59
\| \| \| \| \|	- Removed transaction interface - Made the driver a C++ class
*	b200: Moved AD9361 driver to host	Ashish Chaudhari	2014-08-01	1	-33/+171
\| \| \| \| \| \| \|	- Switched to FPGA SPI engine - Moved firmware AD9361 driver to UHD - Bumped FW compat to 5, FPGA compat to 4 - Known Issue: AD9361 SPI rate is too slow
*	b200: changed ad9361 read timeout handling (kicks in when requesting ↵	Balint Seeber	2014-03-19	1	-1/+1
\| \| \| \|	master_clock_rate above 56MHz)
*	uhd: strnlen for platforms w/o it	Josh Blum	2013-07-25	1	-1/+9
\|
*	b200: use existing query rate calls to clip	Josh Blum	2013-07-19	1	-2/+2
\|
*	uhd: squashed support modules for usrp3 fpga cores	Josh Blum	2013-07-19	1	-0/+165