Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Remove all boost:: namespace prefix for uint32_t, int32_t etc. (fixed-width ↵ | Martin Braun | 2016-11-08 | 1 | -27/+27 |
| | | | | | | | | types) - Also removes all references to boost/cstdint.hpp and replaces it with stdint.h (The 'correct' replacement would be <cstdint>, but not all of our compilers support that). | ||||
* | B210: Add VITA time synchronization on internal signal | michael-west | 2015-12-10 | 1 | -1/+1 |
| | |||||
* | B200: UHD support for FPGPIO connector on REV6+ boards. | Ian Buckley | 2015-03-09 | 1 | -0/+2 |
| | | | | | | - GPIO on UART connector all board Revs - Consolidated fpgpio_bitbang into fpgpio example and renamed it gpio - Changed FP_GPIO readback address to match X300 | ||||
* | b200: Added lo_locked sensor | Martin Braun | 2015-01-14 | 1 | -0/+1 |
| | |||||
* | b200: Added variable rate SPI core for AD9361 and ADF4001 | Ashish Chaudhari | 2014-08-01 | 1 | -0/+1 |
| | | | | | - Added b200_local_spi core that adjusts the divider when talking to the two chips - AD9361 rate is 1MHz and ADF4001 rate is 10kHz | ||||
* | b200: Moved AD9361 driver to host | Ashish Chaudhari | 2014-08-01 | 1 | -0/+1 |
| | | | | | | | - Switched to FPGA SPI engine - Moved firmware AD9361 driver to UHD - Bumped FW compat to 5, FPGA compat to 4 - Known Issue: AD9361 SPI rate is too slow | ||||
* | b200: integrate support for new converters | Josh Blum | 2013-09-04 | 1 | -0/+2 |
| | |||||
* | b200: changed for pps select register | Josh Blum | 2013-08-13 | 1 | -0/+1 |
| | |||||
* | b200: squashed support for b200 onto master branch | Josh Blum | 2013-07-19 | 1 | -0/+119 |