| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
| |
- Add support to b200_impl
- New INF file
- Removed references to old 'B205' name
|
|
|
|
|
|
|
| |
- b200: compat 13
- b200mini: compat 4
- e3xx: compat 14
- x3xx: compat 19
|
| |
|
| |
|
| |
|
|
|
|
|
|
|
| |
- b200: compat 11
- b200mini: compat 2
- e300: compat 11
- x300: compat 15
|
| |
|
| |
|
|
|
|
|
|
| |
- b200: compat 10
- e300: compat 10
- x300: compat 14
|
|
|
|
|
| |
- Fixes USB hang issues on OS X
- Uses usb_errors
|
|
|
|
|
|
| |
- Created AD936x manager class
- Moved functionality from B2x0 and E310 into manager
- Separated property tree + perifs initialization in both device classes
|
| |
|
|
|
|
|
|
| |
* Single class for loading firmware/FPGA images onto devices instead of multiple utilities
* Loading functions are registered for each device, corresponding to their --args="type=foo" name
* Deprecation warnings added to all product-specific image loading utilities
|
|
|
|
|
| |
- B2x0: FW compat number (goes with previous firmware update)
- X3x0: Max HW rev number
|
|\
| |
| |
| |
| |
| |
| |
| |
| |
| | |
Conflicts:
fpga-src
host/CMakeLists.txt
host/cmake/Modules/UHDVersion.cmake
host/lib/usrp/b200/b200_impl.hpp
host/lib/usrp/e300/e300_fpga_defs.hpp
host/lib/usrp/x300/x300_fw_common.h
|
| | |
|
| |
| |
| |
| |
| |
| |
| |
| |
| |
| | |
This will set the actual default rate to an integer factor
of whatever the tick rate is, but leave the property tree
value at zero. This avoids warnings if the chosen tick rate
is not a multiple of the previous default rate, but also
returns a zero value for the rate when it has not been
initialized, allowing the user to probe if the value has not
yet been set.
|
| |
| |
| |
| |
| |
| |
| |
| |
| |
| | |
This will set the actual default rate to an integer factor
of whatever the tick rate is, but leave the property tree
value at zero. This avoids warnings if the chosen tick rate
is not a multiple of the previous default rate, but also
returns a zero value for the rate when it has not been
initialized, allowing the user to probe if the value has not
yet been set.
|
|\|
| |
| |
| |
| |
| |
| | |
Conflicts:
fpga-src
host/CMakeLists.txt
host/cmake/Modules/UHDVersion.cmake
|
| |
| |
| |
| |
| | |
Max rate is now set to 53248000, allowing for more than 8MS/s,
which is closer to the actual value that USB2 can handle.
|
|\| |
|
| | |
|
|\| |
|
| | |
|
| | |
|
|\|
| |
| |
| |
| |
| | |
Conflicts:
host/lib/usrp/b200/b200_impl.cpp
host/lib/usrp/b200/b200_impl.hpp
|
| | |
|
| |
| |
| |
| | |
B200: Added bit to SR_MISC_OUT register to control ATR mapping from radio to frontend
|
| |
| |
| |
| |
| |
| | |
Conflicts:
host/lib/usrp/b200/b200_iface.hpp
host/lib/usrp/b200/b200_impl.cpp
|
| | |
|
| | |
|
| |
| |
| |
| | |
Also includes NI-USRP Windows Registry Key fixes.
|
| | |
|
| | |
|
| |
| |
| |
| |
| |
| | |
- GPIO on UART connector all board Revs
- Consolidated fpgpio_bitbang into fpgpio example and renamed it gpio
- Changed FP_GPIO readback address to match X300
|
|\| |
|
| | |
|
| |
| |
| |
| |
| |
| | |
- Deleted images.*, moved functionality to paths.*
- Applies for all devices that check FPGA or FW compat numbers
- Adds generic utility search tool
|
|\|
| |
| |
| |
| | |
Conflicts:
host/lib/usrp/b200/b200_impl.hpp
|
| | |
|
|/
|
|
|
|
|
|
|
|
| |
When no master_clock_rate is defined, the B200 driver will now
select a suitable clock rate automatically based on the selected
sampling rate.
The selected tick rate is a multiple of the LCM of tx and rx rates.
Auto-setting is done every time a streamer is generated or the sampling
rate is configured.
|
| |
|
| |
|
|
|
|
|
| |
- Removed transaction interface
- Made the driver a C++ class
|
|
|
|
|
|
|
| |
- FX3 does not respond to AD9361 firmware transaction VREQs
- FX3 does not respond to AD9361 SPI transaction VREQs
- Deleted all AD9361 firmware files
- Bumped FW compat to 6
|
|
|
|
|
| |
- Added b200_local_spi core that adjusts the divider when talking to the two chips
- AD9361 rate is 1MHz and ADF4001 rate is 10kHz
|
|
|
|
|
|
|
| |
- Switched to FPGA SPI engine
- Moved firmware AD9361 driver to UHD
- Bumped FW compat to 5, FPGA compat to 4
- Known Issue: AD9361 SPI rate is too slow
|
| |
|
|\ |
|
| |
| |
| |
| |
| |
| | |
> max for certain # of channels (i.e. restrict to 30.72MHz for MIMO)
Also includes sscanf type fix in b200_impl and longer timeout for AD9361 read
|