Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Merge branch 'maint' | Martin Braun | 2014-09-25 | 1 | -0/+15 |
|\ | |||||
| * | B200: added support for reading the exact product name from EEPROM for B200 ↵ | Neel Pandeya | 2014-09-25 | 1 | -0/+15 |
| | | | | | | | | and B210 | ||||
* | | Merge branch 'maint' | Martin Braun | 2014-09-23 | 1 | -1/+0 |
|\| | |||||
| * | usrp: don't print duplicate GPSDO detection messages | Nicholas Corgan | 2014-09-23 | 1 | -1/+0 |
| | | |||||
* | | b200: Set sensible defaults for freq, gain and rate at startup | Martin Braun | 2014-09-02 | 1 | -5/+15 |
| | | |||||
* | | Merge branch 'master' into ashish/cat_refactor_phase2 | Ashish Chaudhari | 2014-08-20 | 1 | -5/+0 |
|\ \ | |||||
| * | | Merge branch 'maint' | Martin Braun | 2014-08-18 | 1 | -5/+0 |
| |\| | |||||
| | * | - Fixes for channel alignment | michael-west | 2014-08-18 | 1 | -5/+0 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | - Added analog delay for radio clock - Added analog delay for DAC reference clocks - Removed resetting of clock control - Removed setting of reference clock and PPS to external sources during initialization - Fixes for set_time_unknown_pps - Removed wait for PPS edge after setting time from GPSDO - Changed set_time_unknonw_pps to time out based on system time rather than device VITA time | ||||
* | | | ad9361: Cleaned up constants and macros | Ashish Chaudhari | 2014-08-13 | 1 | -1/+1 |
| | | | |||||
* | | | b200, ad9361: Cleanup up AD9361 driver | Ashish Chaudhari | 2014-08-12 | 1 | -2/+29 |
|/ / | | | | | | | | | - Removed transaction interface - Made the driver a C++ class | ||||
* | | Merge branch 'master' into ashish/cat_refactor_master | Ashish Chaudhari | 2014-08-05 | 1 | -0/+5 |
|\ \ | |||||
| * | | Merge branch 'maint' | Martin Braun | 2014-07-31 | 1 | -0/+5 |
| |\| | | | | | | | | | | | | | Conflicts: host/utils/usrp_burn_mb_eeprom.cpp | ||||
| | * | Merge branch 'maint' into uhd/bug492 | michael-west | 2014-07-30 | 1 | -13/+19 |
| | |\ | | | | | | | | | | | | | | | | | Conflicts: host/lib/usrp/b200/b200_impl.cpp | ||||
| | * | | Fix for BUG #492: UHD: set_time_unknown_pps() fails with GPSDO installed | michael-west | 2014-06-25 | 1 | -0/+5 |
| | | | | | | | | | | | | | | | | - Added polling for PPS time change after setting time from GPSDO. | ||||
* | | | | b200: Added variable rate SPI core for AD9361 and ADF4001 | Ashish Chaudhari | 2014-08-01 | 1 | -3/+3 |
| | | | | | | | | | | | | | | | | | | | | - Added b200_local_spi core that adjusts the divider when talking to the two chips - AD9361 rate is 1MHz and ADF4001 rate is 10kHz | ||||
* | | | | b200: Moved AD9361 driver to host | Ashish Chaudhari | 2014-08-01 | 1 | -8/+9 |
|/ / / | | | | | | | | | | | | | | | | | | | - Switched to FPGA SPI engine - Moved firmware AD9361 driver to UHD - Bumped FW compat to 5, FPGA compat to 4 - Known Issue: AD9361 SPI rate is too slow | ||||
* | / | OctoClock firmware upgrade, added host driver | Nicholas Corgan | 2014-07-23 | 1 | -1/+2 |
| |/ |/| | | | | | | | | | | | | | | | | | * OctoClock can communicate with UHD over Ethernet * Can read NMEA strings from GPSDO and send to host * Added multi_usrp_clock class for clock devices * uhd::device can now filter to return only USRP devices or clock devices * New OctoClock bootloader can accept firmware download over Ethernet * Added octoclock_burn_eeprom,octoclock_firmware_burner utilities * Added test_clock_synch example to show clock API | ||||
* | | Merge branch 'origin/b200/bug516' into maint | Ben Hilburn | 2014-07-17 | 1 | -4/+4 |
|\ \ | | | | | | | | | | Fixing B200 clock rate float compare. | ||||
| * | | BUG #516: B210: Fails to Run with 30.72 MHz Clock | michael-west | 2014-07-10 | 1 | -1/+1 |
| | | | | | | | | | | | | - Addressed feedback from review. | ||||
| * | | Fix for BUG #516: B210: Fails to Run with 30.72 MHz Clock | michael-west | 2014-06-18 | 1 | -3/+3 |
| | | | | | | | | | | | | - Corrected clock rate checks for B2x0 | ||||
| * | | Fix for BUG #516: B210: Fails to Run with 30.72 MHz Clock | michael-west | 2014-06-18 | 1 | -3/+3 |
| |/ | | | | | | | - Corrected clock rate checks for B2x0 | ||||
* | | Merge branch 'origin/b200/bug512' into maint | Ben Hilburn | 2014-07-17 | 1 | -9/+15 |
|\ \ | |/ |/| | | | B200 now creates internal PPS. Depends on FPGA change. | ||||
| * | Enhancement #512: B210: Need an Internal PPS | michael-west | 2014-06-13 | 1 | -9/+15 |
| | | | | | | | | - Added support for internal PPS selection (set as default) | ||||
* | | Fix for BUG #500: B210: RX channels are not phase aligned | michael-west | 2014-06-06 | 1 | -0/+1 |
|/ | | | | - Adding UHD side code to invert second RX channel | ||||
* | Merge branch 'origin/b200/issue_418' | Ben Hilburn | 2014-04-10 | 1 | -5/+6 |
|\ | | | | | | | Fixing unsafe sscanf call. | ||||
| * | b100+b200+usrp1: removed potentially unsafe sscanf call | Martin Braun | 2014-04-10 | 1 | -5/+6 |
| | | |||||
* | | b200: Added max link rate info | Martin Braun | 2014-04-10 | 1 | -0/+1 |
|/ | |||||
* | Merge branch adding warning regarding MCR on the B2xx. | Ben Hilburn | 2014-03-27 | 1 | -4/+35 |
|\ | |||||
| * | b200: addressed review comments (boost::uint16_t & source code long line ↵ | Balint Seeber | 2014-03-19 | 1 | -6/+19 |
| | | | | | | | | breaking) | ||||
| * | Merge branch 'master' of github.com:EttusResearch/uhddev into b200/warn_mimo_mcr | Balint Seeber | 2014-02-20 | 1 | -1/+1 |
| |\ | |||||
| * | | b200: throw exception when master clock rate (tick rate) is requested to be ↵ | Balint Seeber | 2014-02-14 | 1 | -2/+20 |
| | | | | | | | | | | | | | | | | | | > max for certain # of channels (i.e. restrict to 30.72MHz for MIMO) Also includes sscanf type fix in b200_impl and longer timeout for AD9361 read | ||||
* | | | b200: Added missing include to b200_impl | Moritz Fischer | 2014-03-23 | 1 | -0/+1 |
| | | | | | | | | | | | | | | | | | | | | | | | | * In order to use std::ceil and std::floor, on older compilers we need to still add an include for cmath. Tested-by: Marcus D. Leech <mleech@ripnet.com> Signed-off-by: Moritz Fischer <moritz@ettus.com> | ||||
* | | | b200: Added channel mapping capabilities | Martin Braun | 2014-02-25 | 1 | -3/+6 |
| |/ |/| | |||||
* | | b200: Fixed bug in rx_dsp_core_3000 that would assume 3 halfbands and X300 ↵ | Ashish Chaudhari | 2014-02-19 | 1 | -1/+1 |
|/ | | | | settings interface. | ||||
* | Merging USRP X300 and X310 support!! | Ben Hilburn | 2014-02-04 | 1 | -4/+4 |
| | |||||
* | Added timed control commands to test_timed_commands example. Added radio ↵ | Michael West | 2014-01-15 | 1 | -0/+2 |
| | | | | core as subscriber to tick rate change for B200. | ||||
* | Merge branch 'bug182' | Nicholas Corgan | 2013-11-19 | 1 | -7/+10 |
|\ | |||||
| * | BUG #182: Refactored b2xx_fx3_utils to use files from UHD | Michael West | 2013-11-15 | 1 | -7/+10 |
| | | |||||
* | | b200/dtor-stall: fixed bug that stalled b200 on shutdown. | Johannes Demel | 2013-11-19 | 1 | -2/+2 |
|/ | |||||
* | b200: when images aren't found, prompt user to use images downloader | Nicholas Corgan | 2013-09-11 | 1 | -2/+2 |
| | |||||
* | b200: firmware update changed for FPGA load work | Ben Hilburn | 2013-09-10 | 1 | -2/+7 |
| | |||||
* | vita: switch modules to CHDR byte format | Josh Blum | 2013-09-04 | 1 | -2/+2 |
| | |||||
* | b200: added more formal product ids | Josh Blum | 2013-08-16 | 1 | -0/+2 |
| | |||||
* | b200: string names decided in one place | Josh Blum | 2013-08-13 | 1 | -5/+12 |
| | |||||
* | b200: changed for pps select register | Josh Blum | 2013-08-13 | 1 | -20/+4 |
| | |||||
* | b200: uhd_usrp_probe distinguishes between B200 and B210 | Nicholas Corgan | 2013-08-09 | 1 | -3/+15 |
| | |||||
* | b200: use existing query rate calls to clip | Josh Blum | 2013-07-19 | 1 | -4/+1 |
| | |||||
* | b200: squashed support for b200 onto master branch | Josh Blum | 2013-07-19 | 1 | -0/+885 |