summaryrefslogtreecommitdiffstats
path: root/host/lib/usrp/b100
Commit message (Expand)AuthorAgeFilesLines
* usrp: work on dboard code to use subtrees to populate frontend propsJosh Blum2011-11-071-17/+4
* usrp: parse rx stream args scalarJosh Blum2011-11-051-1/+2
* e100/b100: init tree before filling itJosh Blum2011-11-041-1/+1
* e100/b100: moved gpio regs and compat readbackJosh Blum2011-11-034-104/+25
* somebody made a typoJosh Blum2011-11-031-1/+1
* usrp: reorganize frontend paths in tree for correction stuffJosh Blum2011-11-031-5/+8
* usrp: prefer name iq_balance for api callJosh Blum2011-11-031-4/+4
* usrp: register properties for correction and dc offsetJosh Blum2011-11-031-1/+17
* usrp: added get_tx/rx_ratesJosh Blum2011-11-031-0/+4
* uhd: renamed convert markup to formatJosh Blum2011-11-031-6/+4
* e100: performed streamer API update to e100 implJosh Blum2011-11-031-0/+1
* b100: performed streamer API update to b100 implJosh Blum2011-11-033-112/+151
* b100: perform test claim on usb before continuingJosh Blum2011-10-241-14/+7
* b100/e100: additional constraints for clock rate configurationJosh Blum2011-10-181-0/+3
* b100: new eeprom map for special 9 byte serialJosh Blum2011-10-121-3/+3
* b100: add reference lock sensorJosh Blum2011-10-104-2/+19
* B100/USRP1: pass in VID/PID from args string so you can specify where to look...Nick Foster2011-10-101-2/+10
* Bumping the B100 PID to 0x0002, at Josh's direction.Ben Hilburn2011-10-101-1/+1
* B100: unshadow dboard clock rates so you can set master freq after init and s...Nick Foster2011-09-233-7/+21
* B100: LVDS clocking on db outputsNick Foster2011-09-201-8/+4
* b100: order of deconstruction, kill marauder firstJosh Blum2011-09-191-0/+5
* usb: added interface args to usb abstractionsJosh Blum2011-09-191-7/+7
* usrp: remove wax::obj entry point (not used)Josh Blum2011-09-081-3/+0
* B100: don't reset send buffers (screws up TX)Nick Foster2011-08-311-1/+0
* B100: fix order-of-operations issue w/SPI & I2CNick Foster2011-08-241-2/+6
* B100: reset FPGA GPIF fifos correctly so no garbage data on startupNick Foster2011-08-242-18/+34
* uhd: replaced boost filesystem path with fs_path in property treeJosh Blum2011-07-222-6/+6
* uhd: add get_tree call directly to the deviceJosh Blum2011-07-201-0/+3
* uhd: added tasks to simplify thread spawning use casesJosh Blum2011-07-131-13/+7
* usrp: added software scale factor adjustmentJosh Blum2011-07-081-0/+2
* uhd: added subtree capability to property treeJosh Blum2011-07-081-2/+2
* usrp: added clipping to link max rate when setting sample rateJosh Blum2011-07-042-0/+3
* usrp: handle frontend swapping if the first subdev is QI or QJosh Blum2011-07-041-2/+4
* usrp: removed register defs in regs.hpp that were covered by coresJosh Blum2011-07-021-139/+2
* usrp: renamed ref_source to clock_source (terminology)Josh Blum2011-07-022-7/+7
* usrp: renamed sma source option to externalJosh Blum2011-07-011-2/+2
* usrp: created common code to demux an rx stream (b100, e100)Josh Blum2011-07-011-44/+8
* usrp: added validate_subdev_spec to all io_implsJosh Blum2011-07-011-3/+3
* usrp: moved fx2 stuff into common folderJosh Blum2011-07-011-1/+1
* b100: figured it out, endianess was set wrongJosh Blum2011-06-301-2/+2
* usrp2: restored component registryJosh Blum2011-06-302-3/+1
* b100: made async callback safer, other tweaks (still issues)Josh Blum2011-06-304-19/+41
* b100: some tweaks (unresolved streaming issues ATM)Josh Blum2011-06-304-16/+26
* b100: removed old impl files, moved async processing to io implJosh Blum2011-06-2911-1294/+54
* b100: got b100 into the properties tree like usrp2Josh Blum2011-06-2912-376/+534
* usrp: created core controllers for i2c and spi on 100 seriesJosh Blum2011-06-261-1/+1
* b100: always init the serial number in findJosh Blum2011-06-241-2/+1
* b100: also spi wait before using spi to ensure its readyJosh Blum2011-06-201-0/+1
* e100: removed usrp from directory prefixJosh Blum2011-06-171-10/+7
* Merge branch 'master' into frontend_workJosh Blum2011-06-171-4/+1
|\
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-15 22:28:55 +0000