aboutsummaryrefslogtreecommitdiffstats
path: root/host/docs/rd_testing.dox
Commit message (Collapse)AuthorAgeFilesLines
* docs: rdtesting: Remove invalid rate configurationMartin Braun2022-03-141-1/+0
| | | | | Removes an invalid rate configuration for N310 functional FPGA verification tests.
* tests: updated devtest runner to use standard device argsMatthew Crymble2020-05-271-1/+1
| | | | | This will allow run_testsuite.py to be called for specific devices instead of all devices for a certain type.
* uhd: doc: fixed nested comment warningLars Amsel2020-05-041-2/+1
| | | | Fixed nested comment warning by escaping /* sequence in file path.
* tools: R&D testing prodecure updated for E3xxSugandha Gupta2020-01-101-25/+42
| | | | | | -Adds embedded mode tests for E310 and E320 to the R&D testing procedure. -Modifies increased rates for 1Gige testing on E320
* X310: update UBX/SBX gain settings for phase alignment testingerickshepherdNI2019-12-131-3/+3
| | | | | Update UBX and SBX gain settings in the manual for phase alignment testing.
* docs: added N320/N321 to FPGAmattprost2019-11-071-11/+14
| | | | | Added appropriate references to N321 in the R&D testing doc for the FPGA Functional Verification section.
* Docs: Adjust FPGA functional verification testsmichael-west2019-10-151-21/+21
| | | | | | | - Reduce long tests from 3600 seconds to 600 seconds. - Remove 2xRX@153.6e6 test for N310 10 GbE (not practical). Signed-off-by: michael-west <michael.west@ettus.com>
* docs: Document FPGA functional verification test for N320Alex Williams2019-01-311-0/+101
|
* Docs: Adjust E310 functional verification testsmichael-west2018-11-261-10/+10
| | | | The sample rates and the interpolation/decimation limits didn't match.
* docs: Fix N210 MIMO Phase Alignment commandBrent Stapleton2018-10-121-1/+1
| | | | | | | The synchronization source for the N210 MIMO phase alignment needs to be set to anything other than 'pps' or 'auto' (which is actually 'pps'). 'default' skips the call to `set_time_unknown_pps`, which is the proper way to synchronize in this sitation.
* e320: Add R&D testing procedureSugandha Gupta2018-09-241-12/+120
|
* docs: Fix Doxygen warningsMartin Braun2018-07-311-3/+3
|
* Docs: x300 Functional Verification ProcedureVidush2018-06-151-0/+15
|
* Docs: Update FPGA Functional Testing ProcedureVidush2018-06-131-9/+7
|
* tools: Add a script for automated testing of FPGAFUNCVERIFMartin Braun2018-06-041-9/+74
|
* docs: test procedures: Add FPGAFUNCVERIF-N3x0-v1Martin Braun2018-06-041-1/+52
|
* Docs: Fix E310 Devtest ProcedureVidush2018-06-041-3/+2
|
* Docs: Update Testing ProcedureVidush2018-06-041-10/+10
| | | | Fix typos and reflect updated procedure used with v3.12.0.0-rc1.
* Docs: Correct E3xx FPGA Functional Verification Test Parametersmichael-west2018-05-161-20/+23
|
* docs: Describe N300/N310 BIST test procedureMartin Braun2018-05-151-0/+70
|
* Docs: Update phase testing commands & instructions.Vidush2018-05-151-24/+5
|
* docs: Clarified Instruction for Ubuntu/Python 2 ComboVidush2018-05-091-2/+3
|
* docs:Clarify Testing ProcedureVidush2018-05-091-8/+11
|
* Docs: Update procedure for testing phase synchronizationmichael-west2018-02-041-47/+82
|
* Docs: Typo fixesnatetemple2018-01-191-3/+3
|
* docs: Minor formatting updates to R&D test proceduresMartin Braun2017-07-181-60/+65
|
* docs: Added FPGA functional verification proceduresJonathon Pendlum2017-03-011-0/+208
|
* docs: escape /* to silence doxygen while compilingAndrej Rode2017-02-201-5/+5
|
* docs: add description about manual phase alignment testing for RXAndrej Rode2017-01-201-4/+70
|
* docs: Added fpga testing with test benchessugandhagupta2017-01-191-0/+66
| | | | docs: Updated fpga testing through simulations
* docs: Removed superfluous lines from RD test procsMartin Braun2017-01-171-3/+0
|
* docs: Added devtest test procedureMartin Braun2017-01-171-0/+87
|
* docs: Added R&D testing proceduresMartin Braun2016-10-271-0/+95
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-01 20:01:10 +0000