uhd - Ettus' UHD Repository

	Commit message (Expand)	Author	Age	Files	Lines
*	fpga: lib: add extended spi core for 64bit	Max Köhler	2020-06-17	2	-0/+287
*	fpga: tools: remove temporary Xilinx directories for BD recreation	Max Köhler	2020-06-15	1	-10/+13
*	fpga: Update RFNOC_EDGE_TBL_FILE for Cygwin	Wade Fife	2020-06-12	4	-4/+4
*	fpga: tools: Allow multiple top modules with ModelSim	Wade Fife	2020-06-11	1	-1/+1
*	fpga: lib: extend wb_spi ability to limit transmission length	Max Köhler	2020-06-04	1	-3/+9
*	fpga: lib: Fix writes in axil_regport_master	Andrew Moch	2020-06-04	1	-23/+43
*	fpga: rfnoc: Add defaults for rate changing	Wade Fife	2020-05-28	2	-10/+14
*	fpga: tools: Improve detection of setupenv sourcing	Wade Fife	2020-05-28	1	-29/+31
*	fpga: rfnoc: Add RFNoC Add/Sub block	Wade Fife	2020-05-28	7	-10/+1190
*	fpga: sim: Add packet_info_equal function	Wade Fife	2020-05-28	3	-1/+15
*	rfnoc: Add Split Stream RFNoC block	Wade Fife	2020-05-28	6	-0/+932
*	fpga: tools: Improve native ModelSim support	Wade Fife	2020-05-26	3	-72/+255
*	fpga: tools: Add contents of directories for HDL source	Wade Fife	2020-05-26	3	-5/+26
*	fpga: rfnoc: Add Vector IIR RFNoC block	Wade Fife	2020-05-19	8	-20/+1394
*	fpga: tools: Remove uhd_image_builder	Martin Braun	2020-05-18	4	-1244/+0
*	x300: Expand DRAM address space to 1G	Wade Fife	2020-05-18	1	-3/+3
*	fpga: e31x: Replace symbolic link for Cygwin	Wade Fife	2020-05-12	1	-1/+1
*	fpga: tools: Fix HLS IP build with Cygwin	Humberto Jimenez	2020-05-12	2	-4/+10
*	fpga: rfnoc: Clean up ctrlport_splitter usage	Wade Fife	2020-05-12	2	-2/+2
*	fpga: utils: Optimize ctrlport_splitter for NUM_SLAVES = 1	Wade Fife	2020-05-12	1	-45/+61
*	TwinRX: Remove decimation from frontend	Michael West	2020-05-12	1	-36/+52
*	DUC/DDC: Add variable time increment	Michael West	2020-05-12	5	-19/+39
*	X300: Make VITA time monotonic	Michael West	2020-05-12	1	-2/+2
*	fpga: Change default MTU to 10	Wade Fife	2020-05-11	5	-5/+5
*	fpga: sim: Don't affect packet arguments in chdr_to_axis	Wade Fife	2020-05-04	1	-4/+4
*	fpga: sim: Fix get_slave_data_bfm method	Wade Fife	2020-05-04	1	-1/+1
*	fpga: sim: Export return types in PkgRfnocBlockCtrlBfm	Wade Fife	2020-05-04	1	-0/+2
*	fpga: docs: Remove RFNoC targets from manual	Martin Braun	2020-04-30	1	-28/+13
*	rfnoc: Add RFNoC fosphor block	Wade Fife	2020-04-14	7	-1/+1585
*	fpga: rfnoc: Add option to sample sideband info at start of packet	Wade Fife	2020-04-14	1	-58/+117
*	fpga: tools: Add -voptargs=+acc to ModelSim GUI	Wade Fife	2020-04-14	1	-1/+1
*	fpga: core: Add chdr_update_length function	Wade Fife	2020-04-14	1	-0/+21
*	fpga: lib: Add AXI-Stream splitter (axis_split)	Wade Fife	2020-04-14	2	-0/+129
*	fpga: sim: Export ChdrPacket in PkgRfnoBlockCtrlBfm	Wade Fife	2020-04-14	1	-0/+1
*	fpga: tools: Option to check for full Vivado version	Humberto Jimenez	2020-04-14	1	-0/+24
*	fpga: e31x: Update constraints to avoid timing issues	Wade Fife	2020-04-08	1	-6/+6
*	fpga: tools: Add support for .sdc in Vivado	Paul Butler	2020-04-02	1	-0/+3
*	fpga: rfnoc: Add gate to dynamically enable control-port interfaces	Max Köhler	2020-04-01	1	-0/+91
*	fpga: rfnoc: ctrport_combiner with deterministic latency for PRIORITY=1	Max Köhler	2020-04-01	1	-13/+51
*	fpga: tools: Add default Vivado install location	Wade Fife	2020-04-01	1	-1/+5
*	fpga: tools: Add ModelSim to run_testbenches.py	Wade Fife	2020-03-23	1	-11/+11
*	fixup! fpga: tools: Add modelsim to make sim targets	Wade Fife	2020-03-23	1	-27/+25
*	fpga: Fix errors found by linting with vsim	Andrew Moch	2020-03-23	6	-19/+22
*	fpga: tools: Add modelsim to make sim targets	Andrew Moch	2020-03-20	4	-35/+127
*	fpga: tools: Ignore BD layout info for TCL-based BD	Humberto Jimenez	2020-03-12	1	-1/+1
*	sim: Rename class typedefs	Wade Fife	2020-03-09	4	-72/+72
*	sim: Add ChdrIfaceBfm test	Wade Fife	2020-03-09	5	-5/+675
*	sim: Add item support to RFNoC simulation	Wade Fife	2020-03-09	8	-40/+420
*	sim: Parameterize chdr_word_t data type	Wade Fife	2020-03-09	16	-216/+411
*	sim: Split PkgRfnocBlockCtrlBfm into separate packages	Wade Fife	2020-03-09	5	-400/+418