aboutsummaryrefslogtreecommitdiffstats
path: root/fpga
Commit message (Expand)AuthorAgeFilesLines
...
* fpga: rfnoc: Add support for CHDR_W < ITEM_W*NIPCWade Fife2020-08-042-137/+195
* fpga: lib: Fix comments and indentation in axi_fifo_short.vWade Fife2020-08-041-98/+87
* fpga: n320: Add BIST (AA) image filessteviez2020-07-315-0/+1148
* fpga: lib: Add xge features for new xport_svAndrew Moch2020-07-311-100/+191
* fpga: sim: Update PkgEthernetAndrew Moch2020-07-311-57/+91
* fpga: sim: Fix AxiLiteBfmAndrew Moch2020-07-311-3/+3
* fpga: lib: Update AxiLiteIfAndrew Moch2020-07-311-1/+74
* fpga: lib: Fix chdr_mgmt_pkt_handler when CHDR_W != 64Andrew Moch2020-07-301-1/+1
* fpga: tools: RESOLVE_PATH checks for an empty pathAndrew Moch2020-07-301-4/+4
* fpga: rfnoc: Add Signal Generator RFNoC blockWade Fife2020-07-3012-18/+1925
* fpga: lib: Add axis_packetize moduleWade Fife2020-07-302-0/+162
* fpga: Add Switchboard RFNoC blockJesse Zhang2020-07-307-0/+1121
* fpga, mpm: Bump FPGA compat numberRobertWalstab2020-07-243-3/+3
* TwinRX: Fix increased noise floormichael-west2020-07-211-1/+1
* fpga: remove liberioRobertWalstab2020-07-204-127/+3
* fpga: rfnoc: Fix testbenches to run under ModelSimWade Fife2020-07-209-89/+68
* fpga: e31x: Add gitignore fileMartin Braun2020-07-181-0/+8
* e31x: Minor cleanup on top-level e31x.v moduleMartin Braun2020-07-182-15/+14
* e31x: Swap out liberio for internal ethernet in the idle imageRobertWalstab2020-07-181-2/+2
* e31x: fpga: connect device_idRobertWalstab2020-07-181-1/+5
* fpga: rfnoc: Add RFNoC Moving Average blockWade Fife2020-07-168-0/+1587
* n32x: Swap out liberio for internal EthernetRobertWalstab2020-07-161-30/+138
* n3xx: Swap out liberio for internal EthernetRobertWalstab2020-07-164-1115/+1262
* e31x: Swap out liberio for internal EthernetRobertWalstab2020-07-165-429/+522
* e320: Swap out liberio for internal EthernetAlex Williams2020-07-164-520/+532
* fpga: lib: modify ctrlport decoder to Verilog 2001 compatible syntaxMax Köhler2020-07-101-39/+41
* fpga: n3xx: Fix White Rabbit imagesWade Fife2020-07-011-3/+19
* fpga: lib: Add width agnostic version of Ethernet InterfaceAndrew Moch2020-06-3014-0/+3340
* fpga: rfnoc: Add Log-Power blockWade Fife2020-06-296-0/+1006
* fpga: rfnoc: Fix chdr_update_length functionWade Fife2020-06-291-1/+1
* fpga: rfnoc: Add RFNoC Window blockWade Fife2020-06-298-0/+1454
* fpga: tools: Highlight suppressible errors from vlintWade Fife2020-06-291-1/+1
* fpga: lib: Fix axi_packet_gate RAM dib widthWade Fife2020-06-291-1/+1
* fpga: lib: Add features to axi_lite.vhAndrew Moch2020-06-261-23/+62
* fpga: lib: Add synthesizable AXI4-Stream SV componentsAndrew Moch2020-06-2520-78/+4195
* fpga: rfnoc: Fix read suppression test in rfnoc_block_axi_ram_fifo_tbWade Fife2020-06-251-8/+16
* fpga: lib: Add interface and model for AXI4-LiteAndrew Moch2020-06-246-1/+1099
* fpga: lib: Pipeline and add clken to ip_hdr_checksumAndrew Moch2020-06-244-66/+51
* fpga: tools: Fix ModelSim return statusWade Fife2020-06-182-5/+12
* fpga: rfnoc: Add support for 512-bit CHDR widthsAndrew Moch2020-06-1819-389/+568
* fpga: lib: add extended spi core for 64bitMax Köhler2020-06-172-0/+287
* fpga: tools: remove temporary Xilinx directories for BD recreationMax Köhler2020-06-151-10/+13
* fpga: Update RFNOC_EDGE_TBL_FILE for CygwinWade Fife2020-06-124-4/+4
* fpga: tools: Allow multiple top modules with ModelSimWade Fife2020-06-111-1/+1
* fpga: lib: extend wb_spi ability to limit transmission lengthMax Köhler2020-06-041-3/+9
* fpga: lib: Fix writes in axil_regport_masterAndrew Moch2020-06-041-23/+43
* fpga: rfnoc: Add defaults for rate changingWade Fife2020-05-282-10/+14
* fpga: tools: Improve detection of setupenv sourcingWade Fife2020-05-281-29/+31
* fpga: rfnoc: Add RFNoC Add/Sub blockWade Fife2020-05-287-10/+1190
* fpga: sim: Add packet_info_equal functionWade Fife2020-05-283-1/+15
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 02:26:04 +0000