aboutsummaryrefslogtreecommitdiffstats
path: root/fpga
Commit message (Expand)AuthorAgeFilesLines
* fpga: usrp2: update build tools to use python3Matthew Crymble2021-12-082-6/+6
* fpga: tools: Update Vivado scripts to use python3Wade Fife2021-12-081-4/+4
* rfnoc: Fix noc_shell direction commentsWade Fife2021-12-0818-81/+86
* fpga: x300: OR ATR signals going into db_controlMartin Braun2021-12-071-1/+10
* fpga: x400: cpld: Add manufacturing supportHumberto Jimenez2021-12-014-7/+27
* fpga: x400: Refactor CPLDs build processHumberto Jimenez2021-12-0134-258/+741
* fpga: tools: Add Quartus build utilitiesHumberto Jimenez2021-12-013-0/+163
* fpga: Add ability to get time from Radio blockmichael-west2021-11-173-2/+26
* fpga: rfnoc: Add RFNoC CHDR resize moduleWade Fife2021-11-047-0/+2031
* fpga: rfnoc: Add CHDR management util functionsWade Fife2021-11-041-4/+85
* x410: correct 100GbE link speedAndrew Lynch2021-11-022-2/+2
* fpga: lib: Clean up axi_muxWade Fife2021-10-281-91/+160
* fpga: rfnoc: Add labels to axi_switch generate blocksWade Fife2021-10-281-36/+67
* fpga: rfnoc: Add labels to chdr_mgmt_pkt_handlerWade Fife2021-10-281-30/+45
* fpga: rfnoc: Add documentation to chdr_xb_routing_tableWade Fife2021-10-281-46/+84
* fpga: Shorten line length for Launchpad linterAaron Rossetto2021-10-281-2/+4
* siggen: Fix direction of rotationWade Fife2021-10-274-35/+44
* fpga: x300: Update synchronizer constraintWade Fife2021-09-131-1/+1
* fpga: n3xx: Update synchronizer constraintWade Fife2021-09-131-3/+2
* fpga: lib: Update example constraint in synchronizerWade Fife2021-09-131-18/+40
* fpga: Update help message for setupenv.shWade Fife2021-09-101-5/+7
* fpga: Remove stale references to UHD_FPGA_DIRWade Fife2021-09-088-16/+8
* fpga: tools: Add UHD_FPGA_DIR definition to synthesisWade Fife2021-09-083-6/+11
* fpga: Set default part for sim in setupenv.shWade Fife2021-08-306-5/+24
* x300: Fix sfpp_io_core tuser widthWade Fife2021-08-271-1/+1
* fpga: Fix Xilinx bitfile parser for Python 3Martin Braun2021-08-241-31/+54
* sim: Update chdr_16sc_to_sc12 testbenchmichael-west2021-08-101-137/+159
* fpga: Re-order error and data packetsmichael-west2021-08-101-2/+28
* fpga: Fix sc16 to sc12 convertermichael-west2021-08-101-62/+80
* fpga: rfnoc: Fix EOB loss in DUCWade Fife2021-08-087-218/+1858
* fpga: sim: Add PkgComplex, PkgMath, and PkgRandomWade Fife2021-08-085-0/+546
* fpga: lib: Clean up and document lib filesWade Fife2021-08-083-246/+411
* rfnoc: duc: Remove stale references to CORDICWade Fife2021-08-081-18/+15
* N3xx: Fix White Rabbitmichael-west2021-08-041-0/+10
* fpga: x400: Remove stale information in register mapHumberto Jimenez2021-07-283-9/+9
* fpga: ci: Add testbench pipelineWade Fife2021-07-012-0/+106
* fpga: x400: Fix x4xx_qsfp_wrapper testbenchWade Fife2021-06-221-0/+3
* fpga: sim: Check for empty packet in clear_unused_bytesWade Fife2021-06-171-0/+4
* x400: sim: Move testbenches to sim folderWade Fife2021-06-1713-0/+0
* fpga: Update testbenches to work in ModelSimWade Fife2021-06-1711-136/+303
* fpga: x400: Add makefiles for RF testbenchesWade Fife2021-06-177-3/+212
* fpga: tools: Detect assertions in ModelSim simulationWade Fife2021-06-171-2/+22
* fpga: tools: Put SIM_SRCS at end of compile orderWade Fife2021-06-171-1/+1
* fpga: tools: Support new FPGA types in viv_simulator.makWade Fife2021-06-171-2/+2
* fpga: tools: Fix python2 reference in viv_ip_builder.makWade Fife2021-06-171-1/+1
* fpga: tools: Add modelsim.excludesWade Fife2021-06-171-0/+18
* fpga: tools: Add modelsim.ini to ModelSim callsWade Fife2021-06-174-7/+38
* fpga: tools: Add features to run_testbenches.pyWade Fife2021-06-171-6/+19
* fpga: tools: Add ip target to simulation makefilesWade Fife2021-06-172-2/+6
* fpga: tools: Add X410 support for image packagingHumberto Jimenez2021-06-101-0/+24
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 05:53:39 +0000