aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3
Commit message (Expand)AuthorAgeFilesLines
* fpga: x400: Set replay SEP buffers to twice MTUWade Fife2022-02-242-8/+8
* fpga: Add SPDX license identifierAaron Rossetto2022-02-231-0/+2
* Remove FSRU-related filesMartin Braun2022-02-221-1/+0
* fpga: e320: Add DRAM portsWade Fife2022-02-181-97/+97
* images: Remove references to N230Martin Braun2022-02-151-7/+0
* fpga: n3xx: Fix DRAM FIFO address alignmentWade Fife2022-02-103-6/+6
* fpga: rfnoc: Change AWIDTH default for axi_ram_fifoWade Fife2022-02-101-1/+1
* fpga: e31x: Add DRAM supportWade Fife2022-02-1015-99/+1499
* fpga: rfnoc: Add BLANK_OUTPUT to FIR filter block's parametersJonathon Pendlum2022-02-103-11/+20
* fpga: x400: Add DRAM enable macroJavier Valenzuela2022-02-101-0/+4
* images: Add utilization report files to B2xx image filesMartin Braun2022-02-101-4/+8
* fpga: b2xx: Generate utilization report filesMartin Braun2022-02-102-18/+24
* fpga: x400: zbx: cpld: Bump ZBX regmap copyrightJavier Valenzuela2022-02-1011-11/+11
* fpga: x400: cpld: Bump CMI wrapper copyrightJavier Valenzuela2022-02-102-2/+2
* fpga: x400: Bump minor versionWade Fife2022-02-073-8/+8
* fpga: x400: Update rfnoc_image_core filesWade Fife2022-02-078-98/+1327
* fpga: x400: Add Replay to 100 and 200 MHz imagesWade Fife2022-02-072-36/+107
* fpga: x400: Add DRAM supportWade Fife2022-02-075-106/+1272
* fpga: x400: Set DRAM speed to 2.0 GT/sWade Fife2022-02-071-26/+26
* fpga: x400: Add axi_inter_4x64_512_bd IPWade Fife2022-02-073-0/+604
* fpga: x400: Add axi_inter_2x128_512_bd IPWade Fife2022-02-073-0/+449
* images: Update N32x CPLD manifestHumberto Jimenez2022-01-311-1/+1
* fpga: n3xx: rh: cpld: Refactor CPLD build processHumberto Jimenez2022-01-256-24/+119
* fpga: Remove noc_shell_regs.vh and sim_rfnoc_lib.svhMartin Braun2022-01-256-1058/+1
* fpga: x400: cpld: Bump copyrightJavier Valenzuela2022-01-259-9/+9
* fpga: x400: Bump copyrightJavier Valenzuela2022-01-2514-14/+14
* fpga: x400: Expand PS GPIO port for DIO controlJavier Valenzuela2022-01-257-19/+58
* fpga: x400: Add SPI bus support for GPIO portsJavier Valenzuela2022-01-259-60/+1338
* fpga: x400: Add GPIO control via ATR and DB stateJavier Valenzuela2022-01-2514-199/+2932
* fpga: x400: Connect Radio Blocks to DIOJavier Valenzuela2022-01-2511-232/+627
* fpga: tools: Fix adding directories for HDL sourceWade Fife2022-01-131-1/+1
* fpga: hls: Add version to generated HLS IPWade Fife2022-01-131-2/+2
* fpga: x400: Fix rfnoc_image_core.vh pathWade Fife2022-01-121-1/+1
* uhd: update git://github.com references to httpsSteven Koo2022-01-113-13/+13
* fpga: e320: Connect CTRL_IN pins to FPGAMartin Braun2022-01-102-1/+12
* fpga: e320: Remove copy/paste from N310 codeMartin Braun2022-01-101-9/+0
* images: Add the utilization report for X410 images (X4_200)Martin Braun2021-12-171-1/+3
* fpga: x300: Fix time register readbackWade Fife2021-12-151-2/+2
* fpga: tools: Update Vivado scripts to use python3Wade Fife2021-12-081-4/+4
* rfnoc: Fix noc_shell direction commentsWade Fife2021-12-0818-81/+86
* fpga: x300: OR ATR signals going into db_controlMartin Braun2021-12-071-1/+10
* fpga: x400: cpld: Add manufacturing supportHumberto Jimenez2021-12-014-7/+27
* fpga: x400: Refactor CPLDs build processHumberto Jimenez2021-12-0134-258/+741
* fpga: tools: Add Quartus build utilitiesHumberto Jimenez2021-12-013-0/+163
* fpga: Add ability to get time from Radio blockmichael-west2021-11-173-2/+26
* fpga: rfnoc: Add RFNoC CHDR resize moduleWade Fife2021-11-047-0/+2031
* fpga: rfnoc: Add CHDR management util functionsWade Fife2021-11-041-4/+85
* x410: correct 100GbE link speedAndrew Lynch2021-11-022-2/+2
* fpga: lib: Clean up axi_muxWade Fife2021-10-281-91/+160
* fpga: rfnoc: Add labels to axi_switch generate blocksWade Fife2021-10-281-36/+67
generated by cgit v1.2.3 (git 2.39.1) at 2025-03-08 21:40:03 +0000