| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | fpga: x400: Set DRAM speed to 2.0 GT/s | Wade Fife | 2022-02-07 | 1 | -26/+26 |
| | | |||||
| * | fpga: x400: Add axi_inter_4x64_512_bd IP | Wade Fife | 2022-02-07 | 3 | -0/+604 |
| | | |||||
| * | fpga: x400: Add axi_inter_2x128_512_bd IP | Wade Fife | 2022-02-07 | 3 | -0/+449 |
| | | |||||
| * | fpga: x400: Expand PS GPIO port for DIO control | Javier Valenzuela | 2022-01-25 | 2 | -6/+6 |
| | | |||||
| * | fpga: x400: Remove stale information in register map | Humberto Jimenez | 2021-07-28 | 1 | -2/+2 |
| | | | | | | | White Rabbit is not supported in X410, however the register map included an incorrect reference to this unsupported feature. This commit removes the WR reference from both the source and html files. | ||||
| * | fpga: Update testbenches to work in ModelSim | Wade Fife | 2021-06-17 | 1 | -1/+1 |
| | | |||||
| * | fpga: x400: Add support for X410 motherboard FPGA | Wade Fife | 2021-06-10 | 64 | -0/+17032 |
| Co-authored-by: Andrew Moch <Andrew.Moch@ni.com> Co-authored-by: Daniel Jepson <daniel.jepson@ni.com> Co-authored-by: Javier Valenzuela <javier.valenzuela@ni.com> Co-authored-by: Joerg Hofrichter <joerg.hofrichter@ni.com> Co-authored-by: Kumaran Subramoniam <kumaran.subramoniam@ni.com> Co-authored-by: Max Köhler <max.koehler@ni.com> Co-authored-by: Michael Auchter <michael.auchter@ni.com> Co-authored-by: Paul Butler <paul.butler@ni.com> Co-authored-by: Wade Fife <wade.fife@ettus.com> Co-authored-by: Hector Rubio <hrubio@ni.com> | |||||
 |
index : uhd | |
| Ettus' UHD Repository |
| aboutsummaryrefslogtreecommitdiffstats |