aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/tools
Commit message (Expand)AuthorAgeFilesLines
* images: Remove references to N230Martin Braun2022-02-151-7/+0
* images: Add utilization report files to B2xx image filesMartin Braun2022-02-101-4/+8
* fpga: tools: Fix adding directories for HDL sourceWade Fife2022-01-131-1/+1
* fpga: hls: Add version to generated HLS IPWade Fife2022-01-131-2/+2
* images: Add the utilization report for X410 images (X4_200)Martin Braun2021-12-171-1/+3
* fpga: tools: Update Vivado scripts to use python3Wade Fife2021-12-081-4/+4
* fpga: x400: Refactor CPLDs build processHumberto Jimenez2021-12-011-4/+8
* fpga: tools: Add Quartus build utilitiesHumberto Jimenez2021-12-013-0/+163
* fpga: Update help message for setupenv.shWade Fife2021-09-101-5/+7
* fpga: tools: Add UHD_FPGA_DIR definition to synthesisWade Fife2021-09-083-6/+11
* fpga: Set default part for sim in setupenv.shWade Fife2021-08-301-5/+4
* fpga: Fix Xilinx bitfile parser for Python 3Martin Braun2021-08-241-31/+54
* fpga: sim: Add PkgComplex, PkgMath, and PkgRandomWade Fife2021-08-081-0/+2
* fpga: x400: Add makefiles for RF testbenchesWade Fife2021-06-171-3/+3
* fpga: tools: Detect assertions in ModelSim simulationWade Fife2021-06-171-2/+22
* fpga: tools: Put SIM_SRCS at end of compile orderWade Fife2021-06-171-1/+1
* fpga: tools: Support new FPGA types in viv_simulator.makWade Fife2021-06-171-2/+2
* fpga: tools: Fix python2 reference in viv_ip_builder.makWade Fife2021-06-171-1/+1
* fpga: tools: Add modelsim.excludesWade Fife2021-06-171-0/+18
* fpga: tools: Add modelsim.ini to ModelSim callsWade Fife2021-06-174-7/+38
* fpga: tools: Add features to run_testbenches.pyWade Fife2021-06-171-6/+19
* fpga: tools: Add ip target to simulation makefilesWade Fife2021-06-171-2/+5
* fpga: tools: Add X410 support for image packagingHumberto Jimenez2021-06-101-0/+24
* fpga: x400: Add support for X410 motherboard FPGAWade Fife2021-06-101-0/+2
* fpga: tools: Fix part selection in setupenvSam O'Brien2021-06-101-4/+12
* fpga: tools: Add ability to run commands before routeWade Fife2021-06-031-5/+11
* fpga: tools: Add ability to patch IP during generationWade Fife2021-06-032-0/+87
* fpga: tools: Add support for RFSoCHumberto Jimenez2021-06-032-9/+9
* fpga: Remove Python2 support from build systemMartin Braun2021-01-0417-119/+121
* fpga: Added AA image mappings to N320Aaron Rossetto2020-09-031-1/+6
* fpga: rfnoc: Remove deprecated filesWade Fife2020-08-231-5/+0
* fpga: tools: RESOLVE_PATH checks for an empty pathAndrew Moch2020-07-301-4/+4
* fpga: lib: Add width agnostic version of Ethernet InterfaceAndrew Moch2020-06-301-0/+1
* fpga: tools: Highlight suppressible errors from vlintWade Fife2020-06-291-1/+1
* fpga: lib: Add synthesizable AXI4-Stream SV componentsAndrew Moch2020-06-251-0/+4
* fpga: tools: Fix ModelSim return statusWade Fife2020-06-182-5/+12
* fpga: tools: remove temporary Xilinx directories for BD recreationMax Köhler2020-06-151-10/+13
* fpga: tools: Allow multiple top modules with ModelSimWade Fife2020-06-111-1/+1
* fpga: tools: Improve detection of setupenv sourcingWade Fife2020-05-281-29/+31
* fpga: tools: Improve native ModelSim supportWade Fife2020-05-263-72/+255
* fpga: tools: Add contents of directories for HDL sourceWade Fife2020-05-263-5/+26
* fpga: tools: Remove uhd_image_builderMartin Braun2020-05-184-1244/+0
* fpga: tools: Fix HLS IP build with CygwinHumberto Jimenez2020-05-122-4/+10
* fpga: tools: Add -voptargs=+acc to ModelSim GUIWade Fife2020-04-141-1/+1
* fpga: tools: Option to check for full Vivado versionHumberto Jimenez2020-04-141-0/+24
* fpga: tools: Add support for .sdc in VivadoPaul Butler2020-04-021-0/+3
* fpga: tools: Add default Vivado install locationWade Fife2020-04-011-1/+5
* fpga: tools: Add ModelSim to run_testbenches.pyWade Fife2020-03-231-11/+11
* fixup! fpga: tools: Add modelsim to make sim targetsWade Fife2020-03-231-27/+25
* fpga: tools: Add modelsim to make sim targetsAndrew Moch2020-03-203-33/+124
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 22:59:39 +0000