aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/tools/make
Commit message (Expand)AuthorAgeFilesLines
* fpga: tools: Add ability to patch IP during generationWade Fife2021-06-031-0/+33
* fpga: Remove Python2 support from build systemMartin Braun2021-01-043-7/+7
* fpga: tools: RESOLVE_PATH checks for an empty pathAndrew Moch2020-07-301-4/+4
* fpga: tools: remove temporary Xilinx directories for BD recreationMax Köhler2020-06-151-10/+13
* fpga: tools: Allow multiple top modules with ModelSimWade Fife2020-06-111-1/+1
* fpga: tools: Improve native ModelSim supportWade Fife2020-05-261-72/+38
* fpga: tools: Add contents of directories for HDL sourceWade Fife2020-05-261-1/+1
* fpga: tools: Fix HLS IP build with CygwinHumberto Jimenez2020-05-121-3/+4
* fpga: tools: Add -voptargs=+acc to ModelSim GUIWade Fife2020-04-141-1/+1
* fixup! fpga: tools: Add modelsim to make sim targetsWade Fife2020-03-231-27/+25
* fpga: tools: Add modelsim to make sim targetsAndrew Moch2020-03-202-19/+106
* Merge FPGA repository back into UHD repositoryMartin Braun2020-01-286-0/+418